- 您现在的位置：买卖IC网 > PDF目录17103 > DC752A-B (Linear Technology)BOARD DAC LTC2704-16 PDF资料下载
参数资料
| 型号： | DC752A-B |
| 厂商： | Linear Technology |
| 文件页数： | 8/22页 |
| 文件大小： | 0K |
| 描述： | BOARD DAC LTC2704-16 |
| 软件下载： | QuikEval System |
| 设计资源： | DC752A Design File DC752A Schematic |
| 标准包装： | 1 |
| 系列： | QuikEval™, SoftSpan™ |
| DAC 的数量： | 4 |
| 位数： | 16 |
| 数据接口： | 串行，SPI? |
| 设置时间： | 10µs |
| DAC 型： | 电压 |
| 已供物品： | 板 |
| 已用 IC / 零件： | LTC2704-16 |
| 相关产品： | DC590B-ND - BOARD DEMO USB SERIAL CONTROLLER LTC2704IGW-16#TRPBF-ND - IC DAC 16BIT QUAD VOUT 44-SSOP LTC2704IGW-16#PBF-ND - IC DAC 16BIT QUAD VOUT 44-SSOP LTC2704CGW-16#TRPBF-ND - IC DAC 16BIT QUAD VOUT 44-SSOP LTC2704CGW-16#PBF-ND - IC DAC 16BIT QUAD VOUT 44-SSOP |
LTC2704
16
2704fd
should be driven with a Thevenin-equivalent impedance
of 10kΩ or less. If not used, they should be shorted to
their respective signal grounds, AGNDx.
POWER-ON RESET AND CLEAR
When power is rst applied to the LTC2704, all DACs
power-up in 5V unipolar mode (S3 S2 S1 S0 = 0000). All
internal DAC registers are reset to 0 and the DAC outputs
are zero volts.
When the CLR pin is taken low, a system clear results. The
command and address shift registers, and the code and
conguration B2 buffers, are reset to 0; the DAC outputs
are all reset to zero volts. The B1 buffers are left intact, so
that any subsequent “Update B1→B2” command (includ-
ing the use of LDAC) restores the addressed DACs to their
respective previous states.
If CLR is asserted during an operation, i.e., when CS/LD
is low, the operation is aborted. Integrity of the relevant
input (B1) buffers is not guaranteed under these condi-
tions, therefore the contents should be checked using
readback or replaced.
The RFLAG pin is used as a ag to notify the system of a
loss of data integrity. The RFLAG output is asserted low
at power-up, system clear, or if the logic supply VDD dips
below approximately 2V; and stays asserted until any valid
update command is executed.
SLEEP MODE
When a sleep command (C3 C2 C1 C0 = 1110) is issued,
the addressed DAC or DACs go into power-down mode.
DACs A and B share a reference inverting amplier as do
DACs C and D. If either DAC A or DAC B (similarly for DACs
C and D) is powered down, its shared reference inverting
amplier remains powered on. When both DAC A and DAC B
are powered down together, their shared reference invert-
ing amplier is also powered down (similarly for DACs C
and D). To determine the sleep status of a particular DAC,
a direct read span command is performed by addressing
the DAC and reading its status on the readback pin SRO.
The fth LSB is the sleep status bit (see Figures 2a and
2b). Table 4 shows the sleep status bit’s functionality.
Table 4. Readback Sleep Status Bit
SLP
STATUS
0
DAC n Awake
1
DAC n in Sleep Mode
OPERATION
相关PDF资料 |
PDF描述 |
|---|---|
| AD9785-DPG2-EBZ | BOARD EVALUATION FOR AD9785 |
| EEM36DTMD-S189 | CONN EDGECARD 72POS R/A .156 SLD |
| EEM36DTMH-S189 | CONN EDGECARD 72POS R/A .156 SLD |
| 0210390421 | CABLE FLAT FLEX 1.18" 1MM 26POS |
| EVAL-AD5791SDZ | BOARD EVAL FOR AD5791 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DC756A | 制造商:Linear Technology 功能描述:BOARD DEMO LTC4150CMS 制造商:Linear Technology 功能描述:EVAL BOARD, LTC4150CMS BATTERY MONITOR |
| DC756KA-GB | 制造商:DEWALT 功能描述:DRILL 12V CHARGER W.UK-PLUG |
| DC757A-A | 制造商:Linear Technology 功能描述:BOARD DEMO LTC4302CMS-1 |
| DC757A-B | 制造商:Linear Technology 功能描述:BOARD DEMO LTC4302CMS-2 |
| DC757KA-GB | 制造商:DEWALT 功能描述:DRILL 14.4V |
发布紧急采购，3分钟左右您将得到回复。