参数资料
型号: DC847A
厂商: Linear Technology
文件页数: 11/28页
文件大小: 0K
描述: BOARD DELTA SIGMA ADC LTC2446
软件下载: QuikEval System
设计资源: DC847A Design File
DC847A Schematic
标准包装: 1
系列: QuikEval™
ADC 的数量: 1
位数: 24
采样率(每秒): 8k
数据接口: MICROWIRE?,串行,SPI?
已用 IC / 零件: LTC2446
已供物品:
相关产品: LTC2446CUHF#PBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN
LTC2446IUHF#PBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN
LTC2446IUHF#TRPBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN
LTC2446CUHF#TRPBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN
LTC2446/LTC2447
19
24467fa
If CS remains LOW longer than tEOCtest, the first rising
edge of SCK will occur and the conversion result is serially
shifted out of the SDO pin. The data output cycle begins on
this first rising edge of SCK and concludes after the 32nd
rising edge. Data is shifted out the SDO pin on each falling
edge of SCK. The internally generated serial clock is output
to the SCK pin. This signal may be used to shift the
conversion result into external circuitry. EOC can be
latched on the first rising edge of SCK and the last bit of the
conversion result on the 32nd rising edge of SCK. After the
32nd rising edge, SDO goes HIGH (EOC = 1), SCK stays
HIGH and a new conversion starts.
Typically, CS remains LOW during the data output state.
However, the data output state may be aborted by pulling
CS HIGH anytime between the first and 32nd rising edge
APPLICATIO S I FOR ATIO
WU
U
Figure 8. Internal Serial Clock, Reduced Data Output Length
of SCK, see Figure 8. On the rising edge of CS, the device
aborts the data output state and immediately initiates a
new conversion. This is useful for systems not requiring
all 32 bits of output data, aborting an invalid conversion
cycle, or synchronizing the start of a conversion. Thirteen
serial input data bits are required in order to properly
program the speed/resolution and input channel. If the
data output sequence is aborted prior to the 13th rising
edge of SCK, the new input data is ignored, and the
previously selected speed/resolution and channel are used
for the next conversion cycle. If a new channel is being
programmed, the rising edge of CS must come after the
14th falling edge of SCK in order to store the data input
sequence.
CS
SCK
SDI
SDO
BUSY
12345
6
15
MSB
BIT 28 BIT 27 BIT 26 BIT 25
SIG
BIT 29
“0”
BIT 30
EOC
Hi-Z
BIT 31
24467 F08
CONVERSION
SLEEP
DATA OUTPUT
CONVERSION
TEST EOC
DON'T CARE
<tEOC(TEST)
VCC
FO
REF67+
REF67
CH0
CH1
CH2
CH7
COM
REFG+
REFG
REF01+
REF01
SCK
SDI
SDO
CS
GND
28
29
30
11
10
35
24
23
8
9
12
22
7
38
37
1,4,5,6,31,32,33
36
34
USER SELECTABLE
REFERENCES
0.1V TO VCC
ANALOG
INPUTS
...
2
= EXTERNAL OSCILLATOR
= INTERNAL OSCILLATOR
1
F
4.5V TO 5.5V
LTC2446
4-WIRE
SPI INTERFACE
BUSY
相关PDF资料
PDF描述
DC790A BOARD DELTA SIGMA ADC LTC2439-1
EVAL-AD5535EBZ BOARD EVALUATION FOR AD5535
SDR0403-390KL INDUCTOR POWER 39UH 0.59A 0403
EBA22DRMD CONN EDGECARD 44POS .125 SQ WW
EVAL-AD5757SDZ BOARD EVAL FOR AD5757
相关代理商/技术参数
参数描述
DC850 制造商:Molex 功能描述:
DC852A 功能描述:BOARD DEMO FOR LTC4354 RoHS:是 类别:未定义的类别 >> 其它 系列:* 标准包装:1 系列:* 其它名称:MS305720A
DC8550 制造商:DCCOM 制造商全称:Dc Components 功能描述:TECHNICAL SPECIFICATIONS OF PNP EPITAXIAL PLANAR TRANSISTOR
DC8550S 制造商:DCCOM 制造商全称:Dc Components 功能描述:TECHNICAL SPECIFICATIONS OF PNP EPITAXIAL PLANAR TRANSISTOR
DC859A 功能描述:EVAL BOARD FOR LTC4267 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP