参数资料
型号: DEMO9S08JS16
厂商: Freescale Semiconductor
文件页数: 11/32页
文件大小: 0K
描述: BOARD DEMO FOR JS16 FAMILY
标准包装: 1
类型: MCU
适用于相关产品: MC9S08JS16
所含物品: 2 个板,线缆,文档,DVD
产品目录页面: 730 (CN2011-ZH PDF)
相关产品: MC9S08JS16CWJ-ND - IC MCU 8BIT 16K FLASH 20SOIC
MC9S08JS16CFK-ND - IC MCU 8BIT 16K FLASH 24QFN
Electrical Characteristics
MC9S08JS16 Series MCU Data Sheet, Rev. 4
Freescale Semiconductor
19
3.9
AC Characteristics
This section describes AC timing characteristics for each peripheral system.
3.9.1
Control Timing
3 Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f
BUS.
Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise
injected into the FLL circuitry via VDD and VSS and variation in crystal oscillator frequency increase the CJitter percentage for
a given interval.
4 Jitter measurements are based upon a 48 MHz clock frequency.
5 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN
bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge
and the sample point of a bit using 8 time quanta per bit.
6 Below D
lock minimum, the MCG is guaranteed to enter lock. Above Dlock maximum, the MCG will not enter lock. But if the MCG
is already in lock, then the MCG may stay in lock.
7 Below D
unl minimum, the MCG will not exit lock if already in lock. Above Dunl maximum, the MCG is guaranteed to exit lock.
Figure 13. Control Timing
Num
C
Parameter
Symbol
Min
Typical1
1 Typical values are based on characterization data at V
DD = 5.0 V, 25 °C unless otherwise stated.
Max
Unit
1
D
Bus frequency (tcyc = 1/fBus)fBus
DC
24
MHz
2
D
Internal low-power oscillator period
tLPO
700
1300
μs
3D
External reset pulse width2
(tcyc = 1/fSelf_reset)
2 This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to
override reset requests from internal sources.
textrst
1.5
× t
Self_reset
——
ns
4
D
Reset low drive
trstdrv
66
× t
cyc
——
ns
5D
Active background debug mode latch setup
time
tMSSU
25
ns
6D
Active background debug mode latch hold
time
tMSH
25
ns
7D
IRQ pulse width
Asynchronous path2
Synchronous path3
3 This is the minimum pulse width guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not
be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.
tILIH, tIHIL
100
1.5
× t
cyc
——
ns
8D
KBIPx pulse width
Asynchronous path2
Synchronous path3
tILIH, tIHIL
100
1.5
× t
cyc
——
ns
9C
Port rise and fall time (load = 50 pF)4
Slew rate control disabled (PTxSE = 0)
Slew rate control enabled (PTxSE = 1)
4 Timing is shown with respect to 20% V
DD and 80% VDD levels. Temperature range –40°C to 85°C.
tRise, tFall
3
30
ns
相关PDF资料
PDF描述
GBC28DRTH CONN EDGECARD 56POS DIP .100 SLD
NCP1835MN24T2 IC BATT CHRGR LIION 4.242V 10DFN
VE-JWV-EZ CONVERTER MOD DC/DC 5.8V 25W
GEC35DRES CONN EDGECARD 70POS .100 EYELET
GCC28DCMI CONN EDGECARD 56POS .100" WW
相关代理商/技术参数
参数描述
DEMO9S08LC60 功能描述:开发板和工具包 - S08 / S12 DEMO BOARD FOR 9S08LC60 RoHS:否 产品:Development Kits 工具用于评估:MC9S12G128 核心:S12 接口类型:CAN, LIN, RS-232, USB 工作电源电压:5 V 制造商:Freescale Semiconductor
DEMO9S08LG32 功能描述:开发板和工具包 - S08 / S12 DEMO BOARD FOR LG32 FAMI RoHS:否 产品:Development Kits 工具用于评估:MC9S12G128 核心:S12 接口类型:CAN, LIN, RS-232, USB 工作电源电压:5 V 制造商:Freescale Semiconductor
DEMO9S08LG32 制造商:Freescale Semiconductor 功能描述:MC9S08LG32 Demonstration board
DEMO9S08LIN 功能描述:子卡和OEM板 LIN DAUGHTER BOARD RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
DEMO9S08LL16 功能描述:开发板和工具包 - S08 / S12 DEMO BOARD FOR LL16 RoHS:否 产品:Development Kits 工具用于评估:MC9S12G128 核心:S12 接口类型:CAN, LIN, RS-232, USB 工作电源电压:5 V 制造商:Freescale Semiconductor