参数资料
型号: DS1337U/T&R
厂商: Maxim Integrated Products
文件页数: 4/16页
文件大小: 0K
描述: IC RTC SERIAL 2WIRE LP 8-USOP
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 3,000
类型: 时钟/日历
特点: 警报器,闰年,方波输出,涓流充电器
时间格式: HH:MM:SS(12/24 小时)
数据格式: YY-MM-DD-dd
接口: I²C,2 线串口
电源电压: 1.8 V ~ 5.5 V
电压 - 电源,电池: 1.3 V ~ 1.8 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 8-TSSOP,8-MSOP(0.118",3.00mm 宽)
供应商设备封装: 8-uMAX
包装: 带卷 (TR)
DS1337 I
2C Serial Real-Time Clock
I2C SERIAL DATA BUS
The DS1337 supports the I
2C bus protocol. A device that sends data onto the bus is defined as a transmitter and a
device receiving data as a receiver. The device that controls the message is called a master. The devices that are
controlled by the master are referred to as slaves. A master device that generates the serial clock (SCL), controls
the bus access, and generates the START and STOP conditions must control the bus. The DS1337 operates as a
slave on the I
2C bus. Within the bus specifications a standard mode (100kHz maximum clock rate) and a fast mode
(400kHz maximum clock rate) are defined. The DS1337 works in both modes. Connections to the bus are made
through the open-drain I/O lines SDA and SCL.
The following bus protocol has been defined (Figure 2):
Data transfer may be initiated only when the bus is not busy.
During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data
line while the clock line is HIGH are interpreted as control signals.
Accordingly, the following bus conditions have been defined:
Bus not busy: Both data and clock lines remain HIGH.
Start data transfer: A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a
START condition.
Stop data transfer: A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH,
defines the STOP condition.
Data valid: The state of the data line represents valid data when, after a START condition, the data line is stable
for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW
period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data
bytes transferred between START and STOP conditions are not limited, and are determined by the master device.
The information is transferred byte-wise and each receiver acknowledges with a ninth bit.
Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception
of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that
the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of course, setup and
hold times must be taken into account. A master must signal an end of data to the slave by not generating an
acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data
line HIGH to enable the master to generate the STOP condition.
相关PDF资料
PDF描述
DS1337S/T&R IC RTC SERIAL 2WIRE LP 8-SOIC
DS1342T+T&R IC RTC I2C W/ALARM 6TDFN
DS1341T+T&R IC RTC I2C W/ALARM 6TDFN
DS1337U+T&R IC RTC SERIAL 2WIRE LP 8-USOP
VI-J4X-MZ CONVERTER MOD DC/DC 5.2V 25W
相关代理商/技术参数
参数描述
DS1338 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:I2C RTC with 56-Byte NV RAM
DS1338_08 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:I2C RTC with 56-Byte NV RAM
DS1338_11 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:I2C RTC with 56-Byte NV RAM
DS1338_1203 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:I2C RTC with 56-Byte NV RAM
DS1338C-18 功能描述:实时时钟 I2C Serial RTC w/56 Byte NV RAM RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube