- 您现在的位置：买卖IC网 > PDF目录1994 > DS17285S-3NT (Maxim Integrated Products)IC RTC 3V 2K NV RAM 24-SOIC PDF资料下载
参数资料
| 型号： | DS17285S-3NT |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 8/31页 |
| 文件大小： | 0K |
| 描述： | IC RTC 3V 2K NV RAM 24-SOIC |
| 标准包装： | 1,000 |
| 类型： | 时钟/日历 |
| 特点： | 警报器，夏令时，闰年，NVSRAM，方波输出 |
| 存储容量： | 2KB |
| 时间格式： | HH:MM:SS（12/24 小时） |
| 数据格式： | YY-MM-DD-dd |
| 接口： | 并联 |
| 电源电压： | 2.7 V ~ 3.7 V |
| 电压 - 电源，电池： | 2.5 V ~ 3.7 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
DS17285/DS17287/DS17485/DS17487/DS17885/DS17887
Bit 7: SET. When the SET bit is 0, the update transfer
functions normally by advancing the counts once per
second. When the SET bit is written to 1, any update
transfer is inhibited, and the program can initialize the
time and calendar bytes without an update occurring in
the midst of initializing. Read cycles can be executed in
a similar manner. SET is a read/write bit and is not
affected by any internal functions of the DS17x85.
Bit 6: Periodic Interrupt Enable (PIE). This bit is a
read/write bit that allows the periodic interrupt flag (PF)
bit in Register C to drive the IRQ pin low. When PIE is
set to 1, periodic interrupts are generated by driving
the IRQ pin low at a rate specified by the RS3–RS0 bits
of Register A. A 0 in the PIE bit blocks the IRQ output
from being driven by a periodic interrupt, but the PF bit
is still set at the periodic rate. PIE is not modified by
any internal DS17x85 functions.
Bit 5: Alarm Interrupt Enable (AIE). This bit is a
read/write bit that, when set to 1, permits the alarm flag
(AF) bit in Register C to assert IRQ. An alarm interrupt
occurs for each second that the three time bytes equal
the three alarm bytes, including a don’t care alarm
code of binary 11XXXXXX. When the AIE bit is set to 0,
the AF bit does not initiate the IRQ signal. The internal
functions of the DS17x285/87 do not affect the AIE bit.
Bit 4: Update-Ended Interrupt Enable (UIE). This bit is
a read/write bit that enables the update-end flag (UF)
bit in Register C to assert IRQ. The SET bit going high
clears the UIE bit.
Bit 3: Square-Wave Enable (SQWE). When this bit is
set to 1 and E32k = 0, a square-wave signal at the fre-
quency set by RS3–RS0 is driven out on the SQW pin.
When the SQWE bit is set to 0 and E32k = 0, the SQW
pin is held low. SQWE is a read/write bit. SQWE is set
to 1 when VCC is powered up.
Bit 2: Data Mode (DM). This bit indicates whether time
and calendar information is in binary or BCD format.
The program sets the DM bit to the appropriate format
and can be read as required. This bit is not modified by
internal functions. A 1 in DM signifies binary data, while
a 0 in DM specifies binary-coded decimal (BCD) data.
Bit 1: 24/12 Control (24/12). This bit establishes the
format of the hours byte. A 1 indicates the 24-hour
mode and a 0 indicates the 12-hour mode. This bit is
read/write and is not affected by internal functions.
Bit 0: Daylight Saving Enable (DSE). This bit is a
read/write bit that enables two daylight saving adjust-
ments when DSE is set to 1. On the first Sunday in
April, the time increments from 1:59:59AM to
3:00:00AM. On the last Sunday in October when the
time first reaches 1:59:59AM, it changes to 1:00:00AM.
When DSE is enabled, the internal logic tests for the
first/last Sunday condition at midnight. If the DSE bit is
not set when the test occurs, the daylight saving func-
tion does not operate correctly. These adjustments do
not occur when the DSE bit is zero. This bit is not
affected by internal functions.
Real-Time Clocks
16
____________________________________________________________________
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SET
PIE
AIE
UIE
SQWE
DM
24/12
DSE
Register B (0Bh)
MSB
LSB
相关PDF资料 |
PDF描述 |
|---|---|
| DS1742-100IND | IC RTC RAM Y2K 5V 100NS 24-EDIP |
| DS1743P-70+ | IC RTC RAM Y2K 5V 70NS 34-PCM |
| DS1744-70IND | IC RTC RAM Y2K 5V 70NS 28-EDIP |
| DS1746-70IND | IC RTC RAM Y2K 5V 70NS 32-EDIP |
| DS1747W-120IND | IC RTC RAM Y2K 3.3V 120NS 32EDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS17285S-5 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS17285S-5/T&R | 制造商:Maxim Integrated Products 功能描述:IC RTC 5V 2K NV RAM 24-SOIC |
| DS17285S-5/T&R | 功能描述:实时时钟 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| DS17285S-5+ | 功能描述:实时时钟 3V/5V RTC K Multiplexed Kick-S RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| DS17285S-5+T&R | 制造商:Maxim Integrated Products 功能描述:REAL TIME CLOCK MULTIPLEXED 2KBYTE 24SOIC - Tape and Reel 制造商:Maxim Integrated Products 功能描述:Maxim Integrated DS17285S-5+T&R Real Time Clocks (RTC) 制造商:Maxim Integrated Products 功能描述:IC RTC 5V 2K NV RAM 24-SOIC |
发布紧急采购，3分钟左右您将得到回复。