- 您现在的位置：买卖IC网 > PDF目录1913 > DS1808Z-050/T&R (Maxim Integrated Products)IC POT DUAL LOG HV 50K 16-SOIC PDF资料下载
参数资料
| 型号： | DS1808Z-050/T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 13/17页 |
| 文件大小： | 0K |
| 描述： | IC POT DUAL LOG HV 50K 16-SOIC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 接片： | 32 |
| 电阻（欧姆）： | 45k |
| 电路数： | 2 |
| 温度系数： | 标准值 750 ppm/°C |
| 存储器类型： | 易失 |
| 接口： | I²C（设备位址） |
| 电源电压： | 4.5 V ~ 5.5 V，±4.5 V ~ 13.2 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SOIC |
| 包装： | 带卷 (TR) |
DS1808
5 of 17
2-WIRE SERIAL PROTOCOL
The following bus protocol has been defined:
§ Data transfer may be initiated only when the bus is not busy.
§ During data transfer, the data line must remain stable whenever the clock line is high. Changes in the
data line while the clock line is high will be interpreted as control signals.
Accordingly, the following bus conditions have been defined:
Bus not busy: Both data and clock lines remain high.
Start data transfer: A change in the state of the data line from high to low while the clock is high
defines a start condition.
Stop data transfer: A change in the state of the data line from low to high while the clock line is high
defines the stop condition.
Data valid: The state of the data line represents valid data when, after a start condition, the data line is
stable for the duration of the high period of the clock signal. The data on the line can be changed during
the low period of the clock signal. There is one clock pulse per bit of data. Figures 2 and 3 detail how
data transfer is accomplished on the two-wire bus. Depending upon the state of the R/W bit, two types of
data transfer are possible.
Each data transfer is initiated with a start condition and terminated with a stop condition. The number of
data bytes transferred between start and stop conditions is not limited and is determined by the master
device. The information is transferred byte-wise and each receiver acknowledges with a 9th bit.
Within the bus specifications a regular mode (100kHz clock rate) and a fast mode (400kHz clock rate) are
defined. The DS1808 works in both modes.
Acknowledge: Each receiving device, when addressed, is obliged to generate an “acknowledge” after the
reception of each byte. The master device must generate an extra clock pulse that is associated with this
acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a
way that the SDA line is a stable low during the high period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into account. A master must signal an end of data to the slave
by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case,
the slave must leave the data line high to enable the master to generate the stop condition.
1. The following occurs when data is transferred from a master transmitter to a slave receiver. The first
byte transmitted by the master is the command/control byte. Next follows a number of data bytes. The
slave returns an acknowledge bit after each received byte.
2. The following occurs when data is transferred from a slave transmitter to a master receiver. The
master transmits the first byte (the command/control byte) to the slave. The slave then returns an
acknowledge bit. Next, follows a number of data bytes transmitted by the slave to the master. The
master returns an acknowledge bit after all received bytes other than the last byte. At the end of the
last received byte, a “not acknowledge” can be returned.
相关PDF资料 |
PDF描述 |
|---|---|
| DS1809U-100/T&R | IC DALLASTAT NV 100KOHM 8-USOP |
| DS1841N+ | IC RES LOG NV I2C 5.5V 10-TDFN |
| DS1844S-100/T&R | IC POT DIG QUAD 100K 20-SOIC |
| DS1845E-100/T&R | IC POT/MEM DUAL NV 100K 14-TSSOP |
| DS1846E-010+T&R | IC NV TRI-POT MEM MON 20TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1809 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:Dallastat, 64-position linear taper |
| DS1809-010 | 功能描述:数字电位计 IC RoHS:否 制造商:Maxim Integrated 电阻:200 Ohms 温度系数:35 PPM / C 容差:25 % POT 数量:Dual 每 POT 分接头:256 弧刷存储器:Volatile 缓冲刷: 数字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作电源电压:1.7 V to 5.5 V 电源电流:27 uA 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:TQFN-16 封装:Reel |
| DS1809-010+ | 功能描述:数字电位计 IC Dallastat RoHS:否 制造商:Maxim Integrated 电阻:200 Ohms 温度系数:35 PPM / C 容差:25 % POT 数量:Dual 每 POT 分接头:256 弧刷存储器:Volatile 缓冲刷: 数字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作电源电压:1.7 V to 5.5 V 电源电流:27 uA 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:TQFN-16 封装:Reel |
| DS1809-050 | 功能描述:数字电位计 IC RoHS:否 制造商:Maxim Integrated 电阻:200 Ohms 温度系数:35 PPM / C 容差:25 % POT 数量:Dual 每 POT 分接头:256 弧刷存储器:Volatile 缓冲刷: 数字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作电源电压:1.7 V to 5.5 V 电源电流:27 uA 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:TQFN-16 封装:Reel |
| DS1809-050+ | 功能描述:数字电位计 IC Dallastat RoHS:否 制造商:Maxim Integrated 电阻:200 Ohms 温度系数:35 PPM / C 容差:25 % POT 数量:Dual 每 POT 分接头:256 弧刷存储器:Volatile 缓冲刷: 数字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作电源电压:1.7 V to 5.5 V 电源电流:27 uA 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:TQFN-16 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。