- 您现在的位置：买卖IC网 > PDF目录9058 > DS1844-100 (Maxim Integrated Products)IC POT DIG QUAD 100K 20-DIP PDF资料下载
参数资料
| 型号： | DS1844-100 |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 14/14页 |
| 文件大小： | 0K |
| 描述： | IC POT DIG QUAD 100K 20-DIP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 18 |
| 接片： | 64 |
| 电阻（欧姆）： | 100k |
| 电路数： | 4 |
| 温度系数： | 标准值 750 ppm/°C |
| 存储器类型： | 易失 |
| 接口： | 2 线串行（设备位址）或 5 线串行 |
| 电源电压： | 2.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 20-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 20-PDIP |
| 包装： | 管件 |
DS1844
9 of 14
5-WIRE SERIAL INTERFACE
AC ELECTRICAL CHARACTERISTICS
(-40°C to +85°C; VCC=2.7V to 5.5V)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Port Select Setup
tSETUP
30
ns
14, 21
R/ W Setup
tSETUP
30
ns
14, 21
Clock Frequency
fCLK
DC
5
MHz
14, 15
Width of CLK Pulse
tCH
50
ns
14, 15
Data Setup Time
tDC
30
ns
14, 15
Data Hold Time
tCDH
0
ns
14, 15
Progapation Delay Time High to Low
Level Clock to Output
tDV
40
ns
14, 15
RST High to Clock Input High
tCC
50
ns
14, 15
RST Low from Clock Input High
tHLT
50
ns
14, 15
RST Inactive
tRLT
125
ns
14, 15
CLK Rise Time, CLK Fall Time
tCR
50
ns
14, 15
NOTES:
1.
All voltages are referenced to ground.
2.
I/O pins of fast mode devices must not obstruct the SDA and SCL lines if VCC is switched off.
3.
ICC specified with SDA pin open.
4.
ISTBY specified with for VCC equal 3.0V and 5.0V and control port logic pins are driven to the
appropriate logic levels. Appropriate logic levels specify that logic inputs are within a 0.5-volt of
ground or VCC for the corresponding inactive state.
5.
After this period, the first clock pulse is generated.
6.
A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the
VIH MIN of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
7.
The maximum tHD:DAT has only to be met if the device does not stretch the LOW period (tLOW ) of
the SCL.
8.
A fast mode device can be used in a standard mode system, but the requirement tSU:DAT > 250 ns
must then be met. This will automatically be the case if the device does not stretch the LOW
period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must
output the next data bit to the SDA line tRMAX + tSU:DAT = 1000+250=1250 ns before the SCL line
is released.
9.
CB - total capacitance of one bus line in picofarads, timing referenced to (0.9)(VCC) and (0.1)
(VCC).
10.
Typical values are for ta = 25°C and nominal supply voltage.
相关PDF资料 |
PDF描述 |
|---|---|
| M83723/95W08038 | CONN PLUG 3POS STRAIGHT W/SCKT |
| DS1844-050 | IC POT DIG QUAD 50K 20-DIP |
| M83723/95R08036 | CONN PLUG 3POS STRAIGHT W/SCKT |
| DS1844-010 | IC POT DIG QUAD 10K 20-DIP |
| DS1808Z-050 | IC POT DUAL LOG HV 50K 16-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1844-100+ | 功能描述:数字电位计 IC Quad RoHS:否 制造商:Maxim Integrated 电阻:200 Ohms 温度系数:35 PPM / C 容差:25 % POT 数量:Dual 每 POT 分接头:256 弧刷存储器:Volatile 缓冲刷: 数字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作电源电压:1.7 V to 5.5 V 电源电流:27 uA 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:TQFN-16 封装:Reel |
| DS1844-100E | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Potentiometer |
| DS1844-100S | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Potentiometer |
| DS1844-10E | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Potentiometer |
| DS1844-10S | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Potentiometer |
发布紧急采购，3分钟左右您将得到回复。