参数资料
型号: DS21554LBN+
厂商: Maxim Integrated Products
文件页数: 105/124页
文件大小: 0K
描述: IC TXRX E1 5V 100-LQFP
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 90
功能: 单芯片收发器
接口: E1,HDLC,J1,T1
电路数: 1
电源电压: 4.75 V ~ 5.25 V
电流 - 电源: 75mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 100-LQFP
供应商设备封装: 100-LQFP(14x14)
包装: 托盘
包括: 远程和 AIS 警报检测器 / 发生器
DS21354/DS21554 3.3V/5V E1 Single-Chip Transceivers
81 of 124
15.1.
Receive Clock and Data Recovery
The DS21354/DS21554 contain a digital clock recovery system. See Figure 2-1 and Figure 15-1 for more
details. The device couples to the receive-E1-shielded twisted pair or coax via a 1:1 transformer. See
Table 15-3 for transformer details. The 2.048MHz clock attached at the MCLK pin is internally
multiplied by 16 via an internal PLL and fed to the clock recovery system. The clock recovery system
uses the clock from the PLL circuit to form a 16-times oversampler, which is used to recover the clock
and data. This oversampling technique offers outstanding jitter tolerance (Figure 15-3).
Normally, the clock that is output at the RCLKO pin is the recovered clock from the E1 AMI/HDB3
waveform presented at the RTIP and RRING inputs. When no AMI signal is present at RTIP and RRING,
a receive carrier loss (RCL) condition occurs, and the RCLKO is sourced from the clock applied at the
MCLK pin. If the jitter attenuator is either placed in the transmit path or is disabled, the RCLKO output
can exhibit slightly shorter high cycles of the clock, which is due to the highly oversampled digital clock
recovery circuitry. If the jitter attenuator is placed in the receive path (as is the case in most applications),
the jitter attenuator restores the RCLK to being close to 50% duty cycle. Please see the Receive AC
Timing Characteristics for more details.
15.2.
Transmit Waveshaping and Line Driving
The DS21354/DS21554 use a set of laser-trimmed delay lines along with a precision digital-to-analog
converter (DAC) to create the waveforms that are transmitted onto the E1 line. The waveforms meet the
ITU G.703 specifications (see Figure 15-5).
The user selects which waveform is to be generated by properly programming the L2/L1/L0 bits in the
Line Interface Control Register (LICR). The DS21354/DS21554 can set up in a number of various
configurations depending on the application. See tables below and Figure 15-5.
Table 15-1. Line Build-Out Select in LICR for the DS21554
L2
L1
L0
APPLICATION
TRANSFORMER
RETURN LOSS
(dB)*
RT (
W)
**
0
75
W normal
1:1.15 step-up
N.M.
0
1
120
W normal
1:1.15 step-up
N.M.
0
1
0
75
W with protection resistors
1:1.15 step-up
N.M.
8.2
0
1
120
W with protection resistors
1:1.15 step-up
N.M.
8.2
1
0
75
W with high return loss
1:1.15 step-up
21
27
1
0
75
W with high return loss
1:1.36 step-up
21
18
1
0
120
W with high return loss
1:1.36 step-up
21
27
* N.M. = Not Meaningful (return loss value too low for significance).
** Refer to Application Note 324 for details on E1 line interface design.
相关PDF资料
PDF描述
DS21552LN+ IC TXRX T1 1-CHIP 5V 100-LQFP
DS2174Q+T&R IC BERT ENHANCED 44-PLCC
DS2155G+T&R IC TXRX T1/E1/J1 1 CHIP 100CSBGA
DS2155G+ IC TXRX T1/E1/J1 1-CHIP 100CSBGA
DS2155G IC TXRX T1/E1/J1 1-CHIP 100CSBGA
相关代理商/技术参数
参数描述
DS21554LBN+ 功能描述:网络控制器与处理器 IC 3.3/5V E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21554LN 功能描述:网络控制器与处理器 IC 3.3/5V E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21554LN+ 功能描述:网络控制器与处理器 IC 3.3/5V E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS2155DK 功能描述:网络开发工具 RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V