- 您现在的位置：买卖IC网 > PDF目录1914 > DS2176QN (Maxim Integrated Products)IC BUFFER RECEIVE T1 IND 28-PLCC PDF资料下载
参数资料
| 型号： | DS2176QN |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 10/15页 |
| 文件大小： | 0K |
| 描述： | IC BUFFER RECEIVE T1 IND 28-PLCC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 37 |
| 类型： | 缓冲器 |
| Tx/Rx类型： | T1 |
| 延迟时间： | 100ns |
| 电容 - 输入： | 5pF |
| 电源电压： | 4.5 V ~ 5.5 V |
| 电流 - 电源： | 10mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-LCC（J 形引线） |
| 供应商设备封装： | 28-PLCC（11.51x11.51） |
| 包装： | 管件 |
DS2176
4 of 15
OVERVIEW
The DS2176 performs two primary functions: 1) synchronization of received T1 PCM data (looped
timed) to host backplane frequencies; 2) supervision of robbed–bit signaling data embedded in the data
stream. The buffer, while optimized for use with the DS2180A T1 Transceiver, is also compatible with
other transceiver devices. The DS2180A data sheet should serve as a valuable reference when designing
with the DS2176.
RECEIVE SIDE TIMING FIGURE 2
DATA SYNCHRONIZATION
PCM BUFFER
The DS2176 utilizes a 2–frame buffer (386 bits) to synchronize incoming PCM data to the system
backplane clock. The buffer samples data at RSER on the falling edge of RCLK. Output data appears at
SSER and is up-dated on the rising edge of SYSCLK. A rising edge at RMSYNC establishes receive side
frame and multi-frame alignment. A rising edge at SFSYNC establishes system side frame alignment.
The buffer depth is constantly monitored by onboard contention logic; a “slip” occurs when the buffer is
completely emptied or filled. Slips automatically recenter the buffer to a one–frame depth and always
occur on frame boundaries.
SLIP CORRECTION CAPABILITY
The 2–frame buffer depth is adequate for most T–carrier applications where short–term jitter
synchronization, rather than correction of significant frequency differences, is required. The DS2176
provides an ideal balance between total delay and slip correction capability.
BUFFER RECENTERING
Many applications require that the buffer be recentered during system power–up and/or initialization.
Forcing ALN low recenters the buffer on the occurrence of the next frame sync boundary. A slip will
occur during this recentering if the buffer depth is adjusted. If the depth is presently optimum, no
adjustment (slip) occurs. SLIP is held low for 65 SYSCLK cycles when a slip occurs. SLIP is an active–
low, open collector output.
BUFFER DEPTH MONITORING
SMSYNC is a system side output pulse which indicates system side multiframe boundaries. The distance
between rising edges at RMSYNC and SMSYNC indicates the current buffer depth. Slip direction and/or
an impending slip condition may be determined by monitoring RMSYNC and SMSYNC real time.
SMSYNC is held high for 65 SYSCLK cycles.
CLOCK SELECT
The device is compatible with two common backplane frequencies: 1.544 MHz, selected when
SCLKSEL=0; and 2.048 MHz, selected when SCLKSEL=1. In 1.544 MHz applications the F–bit is
相关PDF资料 |
PDF描述 |
|---|---|
| DS2180AQN+T&R | IC TRANSCEIVER T1 44-PLCC |
| DS2181AQN+ | IC TXRX CEPT PRIMARY RATE 44PLCC |
| DS2186S/T&R | IC TRANSMIT LINE INTERFC 20-SOIC |
| DS2188SN/TRL | IC ATTEN JTR T1/CEPT IND 16-SOIC |
| DS2196LN+ | IC FRAMER DUAL T1 LIU 100-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2176QN/T&R | 制造商:Maxim Integrated Products 功能描述:T1 ELASTIC STORE PLCC IND T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC BUFFER RECEIVE T1 IND 28-PLCC |
| DS2176QN/T&R | 功能描述:网络控制器与处理器 IC T1 Receive Buffer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2178SN | 功能描述:IC ADAPTER CLOCK RATE 3V/5V RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| DS218 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
| DS21805 | 制造商:C&K Components 功能描述:SWITCH SNAP ACTION 制造商:C&K Components 功能描述:DS21805 / Alt#: HADS0012 / Series: COMAX |
发布紧急采购，3分钟左右您将得到回复。