参数资料
型号: DS2176QN
厂商: Maxim Integrated Products
文件页数: 13/15页
文件大小: 0K
描述: IC BUFFER RECEIVE T1 IND 28-PLCC
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 37
类型: 缓冲器
Tx/Rx类型: T1
延迟时间: 100ns
电容 - 输入: 5pF
电源电压: 4.5 V ~ 5.5 V
电流 - 电源: 10mA
安装类型: 表面贴装
封装/外壳: 28-LCC(J 形引线)
供应商设备封装: 28-PLCC(11.51x11.51)
包装: 管件
DS2176
7 of 15
SIGNALING SUPERVISION
EXTRACTION
In digital channel banks, robbed–bit signaling data is inserted into the LSB position of each channel
during signaling frames. In 193S framing (FMS=0) applications, A signaling data is inserted into frame 6
and B signaling data is inserted into frame 12. 193E framing (FMS=1) includes two additional signaling
bits: C signaling is inserted into frame 18 and D signaling is inserted into frame 24. This embedded
signaling data is synchronized to system side timing (via the PCM buffer) before being extracted and
presented at outputs A, B, C, and D. Outputs A, B, C, and D are valid for each individual channel time
and are repeated per channel for all frames of the multiframe. In 193S applications, outputs C and D
contain the previous multiframe’s A and B data. Signaling updates occur once per multiframe at the ris-
ing edge of SMSYNC unless prohibited by a freeze.
FREEZE
The signaling buffer allows the DS2176 to “freeze” (pre-vent update of) signaling information during
alarm or slip conditions. A slip condition or forcing SIGH low freezes signaling; duration of the freeze is
dependent on SM0 and SM1. Updates will be unconditionally prohibited when SIGH is held low. During
freezing conditions “old” data is recirculated in the output registers and appears at A, B, C and D.
SIGFRZ is held high during the freeze condition, and returns low on the next signaling update. Input to
output delay of signaling data is equal to 1 multiframe (the depth of the signaling buffer) the current
depth of the PCM buffer (1 frame
± approximately 1 frame).
INTEGRATION
Signaling integration is another feature of the DS2176; when selected, it minimizes the impact of random
noise hits on the span and resultant robbed–bit signaling corruption. Integration requires that per–channel
signaling data be in the same state for two or more multiframes before appearing at A, B, C and D. SM0
and SM1 are used to select the degree of integration or to totally by-pass the feature. Integration is limited
to two multi-frames during slip or alarm conditions to minimize up-date delay.
CLEAR CHANNEL CONSIDERATIONS
The DS2176 does not merge the “processed” signaling information with outgoing PCM data at SSER;
this assures integrity of data in clear channel applications. SBIT8 indicates the LSB position of each
channel; when combined with off–chip support logic, it allows the user to selectively re–insert robbed–bit
signaling data into the outgoing data stream.
相关PDF资料
PDF描述
DS2180AQN+T&R IC TRANSCEIVER T1 44-PLCC
DS2181AQN+ IC TXRX CEPT PRIMARY RATE 44PLCC
DS2186S/T&R IC TRANSMIT LINE INTERFC 20-SOIC
DS2188SN/TRL IC ATTEN JTR T1/CEPT IND 16-SOIC
DS2196LN+ IC FRAMER DUAL T1 LIU 100-LQFP
相关代理商/技术参数
参数描述
DS2176QN/T&R 制造商:Maxim Integrated Products 功能描述:T1 ELASTIC STORE PLCC IND T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC BUFFER RECEIVE T1 IND 28-PLCC
DS2176QN/T&R 功能描述:网络控制器与处理器 IC T1 Receive Buffer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS2178SN 功能描述:IC ADAPTER CLOCK RATE 3V/5V RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*
DS218 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC
DS21805 制造商:C&K Components 功能描述:SWITCH SNAP ACTION 制造商:C&K Components 功能描述:DS21805 / Alt#: HADS0012 / Series: COMAX