- 您现在的位置：买卖IC网 > PDF目录9755 > DS2181A+ (Maxim Integrated Products)IC TXRX CEPT PRIMARY RATE 40-DIP PDF资料下载
参数资料
| 型号： | DS2181A+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 27/32页 |
| 文件大小： | 0K |
| 描述： | IC TXRX CEPT PRIMARY RATE 40-DIP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 10 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 1/1 |
| 规程： | CEPT |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 通孔 |
| 封装/外壳： | 40-DIP（0.600"，15.24mm） |
| 供应商设备封装： | 40-PDIP |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页
DS2181A
4 of 32
NOTES:
1. These output status pins are only available on the DS2181AQ.
2. If the TEST pin is tied low and CCR.1=0, then these pins will be tri–stated.
RECEIVE PIN DESCRIPTION (40-PIN DIP ONLY) Table 2B
PIN
SYMBOL
TYPE
DESCRIPTION
21
RRA
O
Receive Remote Alarm. Transitions high when alarm detected;
returns low when alarm cleared.
22
RMDA
O
Receive Distant Multiframe Alarm. Transitions high when alarm
detected; returns low when alarm cleared.
23
RAF
O
Receive Alignment Frame. High during frames containing the frame
alignment signal, low otherwise.
24
RCLK
I
Receive Clock. 2.048 MHz primary clock.
25
RCHCLK
O
Receive Channel Clock. 256 kHz clock, identifies timeslot
boundaries; useful for serial-to-parallel conversion of channel data.
26
RSER
O
Receive Channel Clock. 256 kHz clock, identifies timeslot
boundaries; useful for serial-to-parallel conversion of channel data.
27
RFSYNC
O
Receive Frame Sync. Trailing edge indicates start of frame.
28
RMSYNC
O
Receive Multiframe Sync. Low-high transition indicates start of
CAS multiframe; held high during frame 0.
29
RSD
O
Receive Signaling Data. Extracted timeslot 16 data; updated on
rising edge of RCLK.
30
RSTS
O
Receive Signaling Timeslot. High during timeslot 16 of every frame,
low otherwise.
31
RCSYNC
O
Receive CRC4 Sync. Low-high transition indicates start of CRC4
multiframe; held high during CRC4 frames 0 through 7 and held low
during frames 8 through 15.
33
RST
I
Reset. Must be asserted during device power-up and when changing
to/from the hardware mode.
34
35
RPOS
RNEG
I
Receive Bipolar Data. Sampled on falling edges of RCLK. Tie
together to receive NRZ data and disable BPV monitor circuitry.
36
RCL
O
Receive Carrier Loss. Low-high transition indicates loss of carrier.
37
RBV
O
Receive Bipolar Violation. Pulses high during detected bipolar
violations.
38
RFER
O
Receive Frame Error. Pulses high when frame alignment, CAS
multiframe alignment or CRC4 words received in error.
39
RLOS
O
Receive Loss of Sync. Indicates synchronizer status; high when
frame, CAS and/or CRC4 multiframe search underway, low
otherwise.
相关PDF资料 |
PDF描述 |
|---|---|
| MC10EP16TDTG | IC RCVR/DRVR ECL DIFF 5V 8TSSOP |
| DS2181A | IC TXRX CEPT PRIMARY RATE 40-DIP |
| 78P2352-IEL/F | IC LIU SDH SONET 2CH 128-LQFP |
| MC10E116FNG | IC LINE RCVR QUINT ECL 5V 28PLCC |
| MC100EP16FDTG | IC RCVR/DVR ECL DIFF 5V 8TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2181A+ | 功能描述:网络控制器与处理器 IC CEPT Primary Rate Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2181AN | 功能描述:网络控制器与处理器 IC CEPT Primary Rate Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2181AQ | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2181AQ/T&R | 制造商:Maxim Integrated Products 功能描述:CEPT TRANCEIVER-PLCC-TRL - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC TXRX CEPT PRIMARY RATE 44PLCC |
| DS2181AQ/T&R+ | 制造商:Maxim Integrated Products 功能描述:CEPT TRNSCVR 1TX 1RX 44PLCC - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。