- 您现在的位置：买卖IC网 > PDF目录9755 > DS2181A+ (Maxim Integrated Products)IC TXRX CEPT PRIMARY RATE 40-DIP PDF资料下载
参数资料
| 型号： | DS2181A+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 3/32页 |
| 文件大小： | 0K |
| 描述： | IC TXRX CEPT PRIMARY RATE 40-DIP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 10 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 1/1 |
| 规程： | CEPT |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 通孔 |
| 封装/外壳： | 40-DIP（0.600"，15.24mm） |
| 供应商设备封装： | 40-PDIP |
| 包装： | 管件 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
DS2181A
11 of 32
CCS SIGNALLING
CCS (selected when TCR.5 = 1 and/or when RCR.1 = 1) utilizes all bit positions of timeslot 16 in every
frame for message-oriented signaling data transmission. In CCS mode one can use either timeslot 16 or
any one of the other 30 data channels for message-oriented signaling. The CCS mode has no multiframe
structure and the insertion of CAS multiframe alignment, distant multiframe alarm and/or extra bits into
timeslot 16 is disabled. TSER is the source of timeslot 16 data.
CRC4 CODING
The need for enhanced error monitoring capability and additional protection against emulators of the
frame alignment word has led to the development of a cyclic redundancy check (CRC) procedure. When
enabled via CCR.2 and/or CCR.3, CRC4 coding replaces the international bit positions in frames 0
through 12 and 14 with a CRC4 multiframe alignment pattern and associated checksum words. The
CRC4 multiframe must begin with a frame containing the frame alignment signal (CCR.6 = 0). A rising
edge at TMSYNC establishes the CRC4 multiframe alignment (TMSYNC will also establish outgoing
CAS multiframe alignment if enabled via TCR.5).
Incoming CRC4 multiframe alignment is indicated by RCSYNC. Detected CRC4 checksum errors are re-
ported at output RFER and logged in the CECR.
RECEIVE SYNCHRONIZER
The fixed characteristics of the receive synchronizer may be modified by use of programmable
characteristics resident in the RCR and CCR. Sync criteria must be met before synchronization is
declared. Resync criteria establish error occurrences which will cause an auto-resync event when enabled
(RCR.1 = 0).
The receive synchronizer searches for the frame alignment pattern first. Once identified, the output timing
set associated with the framing pattern (all outputs except RCSYNC and RMSYNC) is updated to that
new alignment. If enabled, the synchronizer then begins CAS and/or CRC4 multiframe search; outputs
RMSYNC and/or RCSYNC are then updated. Output RLOS is held high during the entire resync process,
then transitions low after the last output timing update indicating resync is complete. For more details
about the receive synchronizer, see the separate DS2181A CEPT Transceiver Application Note.
FIXED FRAME SYNC CRITERIA
Valid frame sync is assumed when the correct frame alignment signal is present in frame N and frame N
+ 2 and not present in frame N + 1 (bit 2 of timeslot 0 of Frame N + 1 is also checked for 1). CAS and/or
CRC4 multiframe alignment search is initiated when the frame search is complete if enabled via RCR.5
and/or CCR.2.
FIXED CAS MULTIFRAME SYNC CRITERIA
CAS multiframe sync is declared when the multiframe alignment pattern is properly detected and timeslot
16 of the previous frame contains code other than zeros. If no valid pattern can be found in 12 to 14
milliseconds (no time-out period exists if CCR.1=1 or TEST=1), frame search is restarted.
FIXED CRC4 MULTIFRAME SYNC CRITERIA
CRC4 multiframe sync is declared if at least two valid CRC4 multiframe alignment signals are found
within 12 to 14 milliseconds (8 ms if CCR.1=1 or TEST=1) after frame alignment is completed. If not
found within 12 to 14 milliseconds (8 ms if CCR.1=1 or TEST=1), frame search is restarted. The search
for the multiframe alignment signal is performed in timeslot 0 of frames not containing the frame
alignment signal.
相关PDF资料 |
PDF描述 |
|---|---|
| MC10EP16TDTG | IC RCVR/DRVR ECL DIFF 5V 8TSSOP |
| DS2181A | IC TXRX CEPT PRIMARY RATE 40-DIP |
| 78P2352-IEL/F | IC LIU SDH SONET 2CH 128-LQFP |
| MC10E116FNG | IC LINE RCVR QUINT ECL 5V 28PLCC |
| MC100EP16FDTG | IC RCVR/DVR ECL DIFF 5V 8TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2181A+ | 功能描述:网络控制器与处理器 IC CEPT Primary Rate Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2181AN | 功能描述:网络控制器与处理器 IC CEPT Primary Rate Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2181AQ | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2181AQ/T&R | 制造商:Maxim Integrated Products 功能描述:CEPT TRANCEIVER-PLCC-TRL - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC TXRX CEPT PRIMARY RATE 44PLCC |
| DS2181AQ/T&R+ | 制造商:Maxim Integrated Products 功能描述:CEPT TRNSCVR 1TX 1RX 44PLCC - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。