参数资料
型号: DS2181AQN+
厂商: Maxim Integrated Products
文件页数: 30/32页
文件大小: 0K
描述: IC TXRX CEPT PRIMARY RATE 44PLCC
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 26
类型: 收发器
驱动器/接收器数: 1/1
规程: CEPT
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
封装/外壳: 44-LCC(J 形引线)
供应商设备封装: 44-PLCC(16.59x16.59)
包装: 管件
DS2181A
7 of 32
ADDRESS/COMMAND
An address/command byte write must precede any read or write of the port registers. The first bit written
(LSB) of the address/command byte specifies read or write. The following nibble identifies register
address. The next 2 bits are reserved and must be set to 0 for proper operation. The last bit of the
address/command word enables the burst mode when set; the burst mode allows consecutive reading or
writing of all register data. Data is written to and read from the port LSB first.
CHIP SELECT AND CLOCK CONTROL
All data transfers are initiated by driving the CS input low. Data is sampled on the rising edge of SCLK.
Data is output on the falling edge of SCLK and held to the next falling edge. All data transfers are
terminated and SDO tri-stated when CS returns to high.
CLOCKS
To access the serial port registers both TCLK and RCLK are required along with the SCLK. The TCLK
and RCLK are used to internally access the transmit and receive registers, respectively. The CCR is
considered a receive register for this purpose.
DATA I/O
Following the eight SCLK cycles that input the address/ command byte, data at SDI is strobed into the
addressed register on the next eight SCLK cycles (register write) or data is presented at SDO on the next
eight SCLK cycles (register read). SDO is tri-stated during writes and may be tied to SDI in applications
where the host processor has bi-directional I/O capability.
BURST MODE
The burst mode allows all on-chip registers to be consecutively read or written by the host processor. This
feature minimizes device initialization time on system power-up or reset. Burst mode is initiated when
ACB.7 is set and the address nibble is 0000. All registers must be read or written during the burst mode.
If CS transitions high before the burst is complete, data validity is not guaranteed.
ACB: ADDRESS COMMAND BYTE Figure 2
(MSB)
(LSB)
BM
-
ADD3
ADD2
ADD1
AD0
R/W
SYMBOL
POSITION
NAME AND DESCRIPTION
BM
ACB.7
Burst Mode. If set (and ACB.1 through ACB.4=0) burst read or
write is enabled.
-
ACB.6
Reserved, must be 0 for proper operation.
-
ACB.5
Reserved, must be 0 for proper operation.
ADD3
ACB.4
MSB of register address.
ADD2
ACB.3
ADD1
ACB.2
ADD0
ACB.1
LSB of register address.
R/W
ACB.0
Read/Write Select.
0 = write addressed register.
1 = read addressed register.
相关PDF资料
PDF描述
DS2186S/T&R IC TRANSMIT LINE INTERFC 20-SOIC
DS2188SN/TRL IC ATTEN JTR T1/CEPT IND 16-SOIC
DS2196LN+ IC FRAMER DUAL T1 LIU 100-LQFP
DS21FF42 IC FRAMER T1 4X4 16CH 300-BGA
DS21FF44 IC FRAMER E1 4X4 16CH 300-BGA
相关代理商/技术参数
参数描述
DS2181AQN/T&R 制造商:Maxim Integrated Products 功能描述:CEPT TRANSCEIVER-PLCC-IND-TRL - Tape and Reel 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述:IC TXRX CEPT PRIM RATE IN 44PLCC 制造商:Maxim Integrated Products 功能描述:Network Controller & Processor ICs CEPT Primary Rate Transceiver
DS2181AQN/T&R+ 制造商:Maxim Integrated Products 功能描述:CEPT TRANSEIVER PLCC IND TRL LF - Tape and Reel
DS2181AQN/T&R 功能描述:网络控制器与处理器 IC CEPT Primary Rate Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS2181AQN+ 功能描述:网络控制器与处理器 IC CEPT Primary Rate Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS2181AQN+T&R 制造商:Maxim Integrated Products 功能描述: 制造商:Maxim Integrated Products 功能描述:CEPT TRNSCVR 1TX 1RX 44PLCC - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC TXRX CEPT PRIMARY RATE 44PLCC 制造商:Maxim Integrated Products 功能描述:Network Controller & Processor ICs CEPT Primary Rate Transceiver