- 您现在的位置：买卖IC网 > PDF目录97867 > DS21FT40N (DALLAS SEMICONDUCTOR) DATACOM, FRAMER, PBGA300 PDF资料下载
参数资料
| 型号： | DS21FT40N |
| 厂商： | DALLAS SEMICONDUCTOR |
| 元件分类： | Digital Transmission Controller |
| 英文描述： | DATACOM, FRAMER, PBGA300 |
| 封装： | BGA-300 |
| 文件页数： | 47/87页 |
| 文件大小： | 386K |
| 代理商： | DS21FT40N |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页
DS21FT40
51 of 87
disabled and vice versa. Also, each elastic store can interface to either a 1.544 MHz or 2.048 MHz
backplane without regard to the backplane rate the other elastic store is interfacing.
Two mechanisms are available to the user for resetting the elastic stores.
The Elastic Store Reset
(CCR6.0 & CCR6.1) function forces the elastic stores to a depth of one frame unconditionally. Data is
lost during the reset. The second method, the Elastic Store Align ( CCR5.5 & CCR5.6) forces the elastic
store depth to a minimum depth of half a frame only if the current pointer separation is already less then
half a frame. If a realignment occurs data is lost. In both mechanisms, independent resets are provided
for both the receive and transmit elastic stores.
12.1 RECEIVE SIDE
If the receive side elastic store is enabled (RCR2.1=1), then the user must provide either a 1.544 MHz
(RCR2.2 =0) or 2.048 MHz (RCR2.2=1) clock at the RSYSCLK pin. The user has the option of either
providing a frame/multiframe sync at the RSYNC pin (RCR1.5=1) or having the RSYNC pin provide a
pulse on frame/multiframe boundaries (RCR1.5=0). If the user wishes to obtain pulses at the frame
boundary, then RCR1.6 must be set to zero and if the user wishes to have pulses occur at the multiframe
boundary, then RCR1.6 must be set to one. If the elastic store is enabled, then either CAS (RCR1.7=0) or
CRC4 (RCR1.7=1) multiframe boundaries will be indicated via the RMSYNC output. If the user selects
to apply a 1.544 MHz clock to the RSYSCLK pin, then every fourth channel of the received E1 data will
be deleted and a F–bit position (which will be forced to one) will be inserted. Hence Channels 1, 5, 9, 13,
17, 21, 25, and 29 (timeslots 0, 4, 8, 12, 16, 20, 24, and 28) will be deleted from the received E1 data
stream). See Section 16 for timing details. If the 512–bit elastic buffer either fills or empties, a controlled
slip will occur. If the buffer empties, then a full frame of data (256–bits) will be repeated at RSER and
the SR1.4 and RIR.3 bits will be set to a one. If the buffer fills, then a full frame of data will be deleted
and the SR1.4 and RIR.4 bits will be set to a one.
12.2 TRANSMIT SIDE
The operation of the transmit elastic store is very similar to the receive side. The transmit side elastic
store is enabled via CCR3.7. A 1.544 MHz (CCR3.1=0) or 2.048 MHz (CCR3.1=1) clock can be applied
to the TSYSCLK input. The TSYSCLK can be a bursty clock with rates up to 8.192 MHz. If the user
selects to apply a 1.544 MHz clock to the TSYSCLK pin, then the data sampled at TSER will be ignored
every fourth channel. Hence Channels 1, 5, 9, 13, 17, 21, 25, and 29 (timeslots 0, 4, 8, 12, 16, 20, 24, and
28) will be ignored. The user must supply a 8 kHz frame sync pulse to the TSSYNC input. See Section
16 for timing details. Controlled slips in the transmit elastic store are reported in the SR2.0 bit and the
direction of the slip is reported in the RIR.6 and RIR.7 bits.
13.
ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION
Each framer in the DS21FT40 provides for access to both the Sa and the Si bits via two different
methods. The first method involves using the internal RAF/RNAF and TAF/TNAF registers and is
discussed in Section 13.1. The second method, which is covered in Section 13.2, involves an expanded
version of the first method.
13.1 INTERNAL REGISTER SCHEME BASED ON DOUBLE–FRAME
On the receive side, the RAF and RNAF registers will always report the data as it received in the
Additional and International bit locations. The RAF and RNAF registers are updated with the setting of
the Receive Align Frame bit in Status Register 2 (SR2.6). The host can use the SR2.6 bit to know when
to read the RAF and RNAF registers. It has 250 us to retrieve the data before it is lost.
相关PDF资料 |
PDF描述 |
|---|---|
| DS21FT40 | DATACOM, FRAMER, PBGA300 |
| DS21FT42 | DATACOM, FRAMER, PBGA300 |
| DS21FT42N | DATACOM, FRAMER, PBGA300 |
| DS21FF42 | DATACOM, FRAMER, PBGA300 |
| DS21FF42N | DATACOM, FRAMER, PBGA300 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS21FT42 | 功能描述:网络控制器与处理器 IC 4x4 16/4x3 12 Chnl T1/T1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21FT42N | 功能描述:网络控制器与处理器 IC 4x4 16/4x3 12 Chnl T1/T1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21FT44 | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21FT44+ | 功能描述:网络控制器与处理器 IC 4X3 E1 Framer E1 Framer E1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21FT44N | 功能描述:网络控制器与处理器 IC 4x4 16/4x3 12 Chnl E1/E1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。