参数资料
型号: DS21Q58L
厂商: Maxim Integrated Products
文件页数: 47/74页
文件大小: 0K
描述: IC TXRX E1 QUAD 3.3V 100-LQFP
产品培训模块: Lead (SnPb) Finish for COTS
产品变化通告: Product Discontinuation 20/Feb/2012
标准包装: 90
功能: 收发器
接口: E1
电路数: 4
电源电压: 3.14 V ~ 3.47 V
电流 - 电源: 230mA
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 100-LQFP
供应商设备封装: 100-LQFP(14x14)
包装: 托盘
包括: AIS 警报检测器和发生器,回送功能,PRBS 发生器 / 检测器,远程检测器和发生器
DS21Q58 E1 Quad Transceiver
51 of 74
Figure 21-4. Transmit Waveform Template
21.4 Jitter Attenuators
The DS21Q58 contains an on-board clock and data jitter attenuator for each transceiver and a single, undedicated
“clock only” jitter attenuator. This undedicated jitter attenuator is shown in the block diagram (Figure 3-1) as the
alternate jitter attenuator.
21.4.1 Clock and Data Jitter Attenuators
The clock and data jitter attenuators can be mapped into the receive or transmit paths and set to buffer depths of
either 32 or 128 bits through the LICR. The 128-bit mode is used in applications where large excursions of wander
are expected. The 32-bit mode is used in delay-sensitive applications. The characteristics of the attenuators are
shown in Figure 21-6. The jitter attenuators can be placed in either the receive path or the transmit path by
appropriately setting or clearing the JAS bit in the LICR. Also, setting the DJA bit in the LICR can disable the jitter
attenuator (in effect, remove it). For the jitter attenuator to operate properly, a 2.048MHz clock (±50ppm) must be
applied at the MCLK pin. On-board circuitry adjusts either the recovered clock from the clock/data recovery block or
the clock applied at the TCLK pin to create a smooth jitter-free clock that is used to clock data out of the jitter
attenuator FIFO. It is acceptable to provide a gapped/bursty clock at the TCLK pin if the jitter attenuator is placed
on the transmit side. If the incoming jitter exceeds either 120UIP-P (buffer depth is 128 bits) or 28UIP-P (buffer depth
is 32 bits), the DS21Q58 divides the internal nominal 32.768MHz clock by either 15 or 17 instead of the normal 16
to keep the buffer from overflowing. When the device divides by either 15 or 17, it also sets the jitter attenuator limit
trip (JALT) bit in the receive information register (RIR.5).
0
-0.1
-0.2
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
1.1
1.2
0
TIME (ns)
SCALED
AM
PLITUDE
50
100
150
200
250
-50
-100
-150
-200
-250
269ns
194ns
219ns
(in
75
W
sy
st
em
s,
1
.0
on
the
sc
al
e=
2.
37
V
peak
in
120
W
sys
te
m
s,
1.
0
on
the
s
ca
le
=
3.
00V
pea
k)
G.703
TEMPLATE
相关PDF资料
PDF描述
DS2404B IC ECONORAM TIMECHIP 5.5V 16SSOP
DS2415P+T&R IC TIME CHIP 1-WIRE 6-TSOC
DS2417X/T&R IC TIMECHIP W/INTRPT 1WIRE CSP
DS26502LN+ IC T1/E1/J1 64KCC ELEMENT 64LQFP
DS26503LN+ IC T1/E1/J1 BITS ELEMENT 64-LQFP
相关代理商/技术参数
参数描述
DS21Q58L+ 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21Q58LN 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21Q58LN+ 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21Q59 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:RELIABILITY REPORT FOR DS21Q59, REV A2
DS21Q59DK 功能描述:网络开发工具 DS21Q59 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V