参数资料
型号: DS2415P+T&R
厂商: Maxim Integrated Products
文件页数: 13/14页
文件大小: 0K
描述: IC TIME CHIP 1-WIRE 6-TSOC
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 4,000
类型: 二进制计数器
特点: 唯一 ID
时间格式: 二进制
数据格式: 二进制
接口: 1 线 串行
电源电压: 2.5 V ~ 5.5 V
电压 - 电源,电池: 2.5 V ~ 5.5 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 6-LSOJ
供应商设备封装: 6-TSOC
包装: 带卷 (TR)
DS2415
8 of 14
INITIALIZATION
All transactions on the 1-ire bus begin with an initialization sequence. The initialization sequence consists
of a Reset Pulse transmitted by the bus master followed by Presence Pulse(s) transmitted by the slave(s).
The Presence Pulse lets the bus master know that the DS2415 is on the bus and is ready to operate. For
more details, see the “1-Wire Signaling” section.
ROM FUNCTION COMMANDS
Once the bus master has detected a presence, it can issue one of the four ROM function commands. All
ROM function commands are 8 bits long. A list of these commands follows (refer to flowchart in
Figure 7):
Read ROM [33h]
This command allows the bus master to read the DS2415’s 8-bit family code, unique 48-bit serial
number, and 8-bit CRC. This command can only be used if there is a single DS2415 on the bus. If more
than one slave is present on the bus, a data collision will occur when all slaves try to transmit at the same
time (open drain will produce a wired-AND result). The resultant family code and 48-bit serial number
will usually result in a mismatch of the CRC.
Match ROM [55h]
The Match ROM command, followed by a 64-bit ROM sequence, allows the bus master to address a
specific DS2415 on a multidrop bus. Only the DS2415 that exactly matches the 64-bit ROM sequence
will respond to the following clock function command. All slaves that do not match the 64-bit ROM
sequence will wait for a Reset Pulse. This command can be used with a single or multiple devices on the
bus.
Skip ROM [CCh]
This command can save time in a single drop bus system by allowing the bus master to access the
memory functions without providing the 64-bit ROM code. If more than one slave is present on the bus
and a read command is issued following the Skip ROM command, data collision will occur on the bus as
multiple slaves transmit simultaneously (open drain pulldowns will produce a wired-AND result).
Search ROM [F0h]
When a system is initially brought up, the bus master might not know the number of devices on the 1-
Wire bus or their 64-bit ROM codes. The Search ROM command allows the bus master to use a process
of elimination to identify the 64-bit ROM codes of all slave devices on the bus. The Search ROM process
is the repetition of a simple, three-step routine: read a bit, read the complement of the bit, then write the
desired value of that bit. The bus master performs this simple, three-step routine on each bit of the ROM.
After one complete pass, the bus master knows the contents of the ROM in one device. The remaining
number of devices and their ROM codes may be identified by additional passes. See Chapter 5 of the
Book of DS19xx iButton Standards for a comprehensive discussion of a search ROM, including an actual
example.
相关PDF资料
PDF描述
DS2417X/T&R IC TIMECHIP W/INTRPT 1WIRE CSP
DS26502LN+ IC T1/E1/J1 64KCC ELEMENT 64LQFP
DS26503LN+ IC T1/E1/J1 BITS ELEMENT 64-LQFP
DS3105LN+ IC TIMING LINE CARD 64-LQFP
DS3106LN+ IC TIMING LINE CARD 64-LQFP
相关代理商/技术参数
参数描述
DS2415P-W 功能描述:实时时钟 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube
DS2415V 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:1-Wire Time Chip
DS2415X 功能描述:IC TIME CHIP 1-WIRE CSP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 实时时钟 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 类型:时钟/日历 特点:警报器,闰年,SRAM 存储容量:- 时间格式:HH:MM:SS(12/24 小时) 数据格式:YY-MM-DD-dd 接口:SPI 电源电压:2 V ~ 5.5 V 电压 - 电源,电池:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN EP 包装:管件
DS2416FP00K 制造商:Thomas & Betts 功能描述:200A,CON,3P4W,MG,416,3P208V,CC
DS2416FR000 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,416,3P208V,SC