- 您现在的位置：买卖IC网 > PDF目录1994 > DS2415P+T&R (Maxim Integrated Products)IC TIME CHIP 1-WIRE 6-TSOC PDF资料下载
参数资料
| 型号： | DS2415P+T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 2/14页 |
| 文件大小： | 0K |
| 描述： | IC TIME CHIP 1-WIRE 6-TSOC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 4,000 |
| 类型： | 二进制计数器 |
| 特点： | 唯一 ID |
| 时间格式： | 二进制 |
| 数据格式： | 二进制 |
| 接口： | 1 线 串行 |
| 电源电压： | 2.5 V ~ 5.5 V |
| 电压 - 电源，电池： | 2.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 6-LSOJ |
| 供应商设备封装： | 6-TSOC |
| 包装： | 带卷 (TR) |
DS2415
10 of 14
1-WIRE SIGNALING
The DS2415 requires strict protocols to insure data integrity. The protocol consists of four types of
signaling on one line: Reset Sequence with Reset Pulse and Presence Pulse, Write 0, Write 1, and Read
Data. The bus master initiates all these signals, except Presence Pulse. The initialization sequence
required to begin any communication with the DS2415 is shown in Figure 8. A Reset Pulse followed by a
Presence Pulse indicates the DS2415 is ready to send or receive data given the correct ROM command
and control function command. The bus master transmits (TX) a Reset Pulse (tRSTL , minimum 480
ms).
The bus master then releases the line and goes into receive mode (RX). The 1-Wire bus is pulled to a high
state via the pullup resistor. After detecting the rising edge on the data line, the DS2415 waits (tPDH, 15
ms
to 60
ms) and then transmits the Presence Pulse (tPDL , 60ms to 240ms).
INITIALIZATION PROCEDURE “RESET AND PRESENCE PLUSES” Figure 8
480
ms tRSTL < *
480
ms tRSTH < ( INCLUDES RECOVERY TIME)
15
ms tPDH < 60ms
60
ms tPDL < 240ms
* In order not to mask interrupt signaling by other devices on the 1-Wire bus, tRSTL + tR should always
be less than 960
ms.
READ/WRITE TIME SLOTS
The definitions of write and read time slots are illustrated in Figure 9. All time slots are initiated by the
master driving the data line low. The falling edge of the data line synchronizes the DS2415 to the master
by triggering a delay circuit in the DS2415. During write time slots, the delay circuit determines when the
DS2415 will sample the data line. For a read data time slot, if a 0 is to be transmitted, the delay circuit
determines how long the DS2415 will hold the data line low overriding the 1 generated by the master. If
the data bit is a 1, the device will leave the read data time slot unchanged.
RESISTOR
MASTER
DS2415
相关PDF资料 |
PDF描述 |
|---|---|
| DS2417X/T&R | IC TIMECHIP W/INTRPT 1WIRE CSP |
| DS26502LN+ | IC T1/E1/J1 64KCC ELEMENT 64LQFP |
| DS26503LN+ | IC T1/E1/J1 BITS ELEMENT 64-LQFP |
| DS3105LN+ | IC TIMING LINE CARD 64-LQFP |
| DS3106LN+ | IC TIMING LINE CARD 64-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2415P-W | 功能描述:实时时钟 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| DS2415V | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:1-Wire Time Chip |
| DS2415X | 功能描述:IC TIME CHIP 1-WIRE CSP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 实时时钟 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 类型:时钟/日历 特点:警报器，闰年，SRAM 存储容量:- 时间格式:HH:MM:SS（12/24 小时） 数据格式:YY-MM-DD-dd 接口:SPI 电源电压:2 V ~ 5.5 V 电压 - 电源，电池:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN EP 包装:管件 |
| DS2416FP00K | 制造商:Thomas & Betts 功能描述:200A,CON,3P4W,MG,416,3P208V,CC |
| DS2416FR000 | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,416,3P208V,SC |
发布紧急采购，3分钟左右您将得到回复。