![](http://datasheet.mmic.net.cn/150000/DS2423P-T-amp-R_datasheet_5001534/DS2423P-T-amp-R_25.png)
DS2423
25 of 25
NOTES:
1) All voltages are referenced to ground.
2) VPUP = external pullup voltage.
3) Input load is to ground.
4) An additional reset or communication sequence cannot begin until the reset high time has expired.
5) Read data setup time refers to the time the host must pull the 1-Wire bus low to read a bit. Data is
guaranteed to be valid within 1s of this falling edge.
6) Capacitance on the data pin could be 800pF when power is first applied. If a 5k resistor is used to
pull up the data line to VPUP, 5s after power has been applied the parasite capacitance will not affect
normal communications.
7) The reset low time (tRSTL) should be restricted to a maximum of 960s, to allow interrupt signaling,
otherwise, it could mask or conceal interrupt pulses.
8) VIH is a function of the external pullup resistor and VPUP.
9) Under certain low voltage conditions VILMAX may have to be reduced to as much as 0.5V to always
guarantee a Presence Pulse.
10) The counter inputs are designed for interfacing to mechanical switches and piezo sensors. If
interfacing to digital circuits, one should use an open drain driver.
11) A lower impedance pullup, e. g., for reed switches, can be achieved by connecting an external resistor
from the counter input to VBAT.
12) Read and write scratchpad (all 32 bytes) at VBAT of 3.0 V.
13) Each low-going edge on a counter input resets the channel’s debounce timer. The debounce time
starts as the input voltage rises beyond the trip point. In order for the next pulse to be counted the
debounce time must have expired.
14) The optimal sampling point for the master is as close as possible to the end time of the tRDV period
without exceeding tRDV. For the case of a Read-One Time slot, this maximizes the amount of time for
the pullup resistor to recover to a high level. For a Read-Zero Time slot, it ensures that a read will
occur before the fastest 1-Wire device(s) releases the line.
15) The duration of the low pulse sent by the master should be a minimum of 1μs with a maximum value
as short as possible to allow time for the pullup resistor to recover the line to a high level before the 1-
Wire device samples in the case of a Write-One Time or before the master samples in the case of a
Read-One Time.
16) Guaranteed by design; not production tested.
Not
Recommended
for
New
Design