收藏本站
参数资料
型号： DS26303L-75+
厂商： Maxim Integrated Products
文件页数： 63/101页
文件大小： 0K
描述： IC LIU E1/T1/J1 3.3V 144-ELQFP
产品培训模块： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装： 15
类型： 线路接口装置（LIU）
驱动器/接收器数： 8/8
规程： T1/E1/J1
电源电压： 3.135 V ~ 3.465 V
安装类型： 表面贴装
封装/外壳： 144-LQFP 裸露焊盘
供应商设备封装： 144-LQFP 裸露焊盘
包装： 托盘
DS26303: 3.3V, T1/E1/J1, Short-Haul, Octal Line Interface Unit
64 of 101
6.6
Jitter Attenuator
The DS26303 contains an on-board jitter attenuator that can be set to a depth of either 32 or 128 bits by the JADS
bit in register GC. It can also be controlled on an individual LIU basis by settings in the IJAFDS register. The 128-
bit mode is used in applications where large excursions of wander are expected. The 32-bit mode is used in delay-
sensitive applications. The characteristics of the attenuation are shown in Figure 6-7. The jitter attenuator can be
placed in either the receive path or the transmit path or none by appropriately setting the JAPS and the JAE bits in
register GC. These selections can be changed on an individual LIU basis by settings in the IJAPS and IJAE.
66666
For the jitter attenuator to properly operate, a 2.048MHz or multiple thereof, or 1.544MHz clock or multiple thereof
must be applied at MCLK. ITU-T specification G.703 requires an accuracy of ±50ppm for both T1 and E1
applications. TR62411 and ANSI specs require an accuracy of ±32ppm for T1 interfaces. On-board circuitry adjusts
either the recovered clock from the clock/data recovery block or the clock applied at the TCLKn pin to create a
smooth jitter-free clock, which is used to clock data out of the jitter attenuator FIFO. It is acceptable to provide a
gapped/bursty clock at the TCLKn pin if the jitter attenuator is placed on the transmit side. If the incoming jitter
exceeds either 120UIP-P (buffer depth is 128 bits) or 28UIP-P (buffer depth is 32 bits), then the DS26303 divides the
internal nominal 32.768MHz (E1) or 24.704MHz (T1) clock by either 15 or 17 instead of the normal 16 to keep the
buffer from overflowing. When the device divides by either 15 or 17, it also sets the jitter attenuator limit trip
(IJAFLTn) bits in the IJAFLT register described.
Figure 6-7. Jitter Attenuation
FREQUENCY (Hz)
0dB
-20dB
-40dB
-60dB
1
10
100
1K
10K
JITTER
ATTENUAT
ION
(dB)
100K
TR 62411 (Dec. 90)
Prohibited Area
C
urv
e
B
Cu
rv
e
A
ITU G.7XX
Prohibited Area
TBR12
Prohibited
Area
T1
E1
相关PDF资料
PDF描述
MS27474T8B35PA CONN RCPT 6POS JAM NUT W/PINS
MC10E116FNR2G IC LINE RECEIVER QUINT 28-PLCC
DS2450S IC CONVERTER A/D QUAD 1-W 8-SOIC
MS27656T21B11SA CONN RCPT 11POS WALL MNT W/SCKT
78P2352-IGT/F IC LIU SDH SONET 2CH 128-LQFP
相关代理商/技术参数
参数描述
DS26303L-75+ 功能描述:电信线路管理 IC 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
DS26303L-75+A3 功能描述:电信线路管理 IC 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
DS26303L-75A3 功能描述:电信线路管理 IC 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
DS26303LN-120 功能描述:电信线路管理 IC RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
DS26303LN-120+ 功能描述:电信线路管理 IC 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*