参数资料
| 型号： | DS2705U+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 17/18页 |
| 文件大小： | 0K |
| 描述： | IC AUTHENTICATE SHA-1 8-UMAX |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 50 |
| 功能： | 电池验证 |
| 电池化学： | 所有电池类型 |
| 电源电压： | 2.5 V ~ 5.5 V |
| 工作温度： | -20°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP，8-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 8-uMAX |
| 包装： | 管件 |
DS2705: SHA-1 Authentication Master
I/O SIGNALING
The 1-Wire bus requires strict signaling protocols to ensure data integrity. The four protocols used in 1-Wire
communication are as follows: the initialization sequence (reset pulse followed by presence pulse), write 0, write 1,
and read data. The 1-Wire bus master initiates all these types of signaling except the presence pulse.
The initialization sequence required to begin any 1-Wire communication is shown in Figure 8. A presence pulse
following a reset pulse indicates that the 1-Wire slave is ready to accept a net address command. The bus master
transmits (Tx) a reset pulse for t RSTL . The bus master then releases the line and goes into receive mode (Rx). The
1-Wire bus line is then pulled high by the pullup resistor. After detecting the rising edge on the DQ pin, the slave
waits for t PDH and then transmits the presence pulse for t PDL .
Figure 8. 1-Wire Initialization Sequence
WRITE-TIME SLOTS
A write-time slot is initiated when the bus master pulls the 1-Wire bus from a logic-high (inactive) level to a logic-low
level. There are two types of write-time slots: write 1 and write 0. All write-time slots must be t SLOT in duration with
a 1 μ s minimum recovery time, t REC , between cycles. The slave samples the 1-Wire bus line between t LOW1_MAX and
t LOW0_MIN after the line falls. If the line is high when sampled, a write 1 occurs. If the line is low when sampled, a
write 0 occurs. The sample window is illustrated in Figure 9. 1-Wire Write and Read-Time Slots. For the bus master
to generate a write 1 time slot, the bus line must be pulled low and then released, allowing the line to be pulled high
less than t RDV after the start of the write time slot. For the host to generate a write 0 time slot, the bus line must be
pulled low and held low for the duration of the write-time slot.
READ-TIME SLOTS
A read-time slot is initiated when the bus master pulls the 1-Wire bus line from a logic-high level to a logic-low level.
The bus master must keep the bus line low for at least 1 μ s and then release it to allow the slave to present valid
data. The bus master can then sample the data t RDV from the start of the read-time slot. By the end of the read-
time slot, the slave releases the bus line and allows it to be pulled high by the external pullup resistor. All read-time
slots must be t SLOT in duration with a 1 μ s minimum recovery time, t REC , between cycles. See Figure 9 and the timing
specifications in the Electrical Characteristics table for more information.
17 of 18
相关PDF资料 |
PDF描述 |
|---|---|
| DS2710G+ | IC NIMH CHRGR SGL-CELL 10-TDFN |
| DS2712Z+T&R | IC NIMH CHARGER 16SOIC |
| DS2714E+ | IC NIMH CHARGER QUAD 20TSSOP |
| DS2715BZ+ | IC CTRLR CHRG NIMH BATT 16-SOIC |
| DS2726G+T&R | IC PROT LI+ 5-10CELL 32-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2705U+ | 功能描述:电池管理 SHA-1 Authent Master RoHS:否 制造商:Texas Instruments 电池类型:Li-Ion 输出电压:5 V 输出电流:4.5 A 工作电源电压:3.9 V to 17 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:VQFN-24 封装:Reel |
| DS2705U+/T&R | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:SHA-1 Authentication Master |
| DS2705U+/TR | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:SHA-1 Authentication Master |
| DS2705U+T&R | 制造商:Maxim Integrated Products 功能描述:SHA-1 AUTHENTICATION MASTER 8PIN UMAX - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC AUTHENTICATE SHA-1 8-UMAX |
| DS2705U+T&R | 功能描述:电池管理 SHA-1 Authent Master RoHS:否 制造商:Texas Instruments 电池类型:Li-Ion 输出电压:5 V 输出电流:4.5 A 工作电源电压:3.9 V to 17 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:VQFN-24 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。