参数资料
型号: DS3148
厂商: Maxim Integrated Products
文件页数: 52/89页
文件大小: 0K
描述: IC 8CH DS3/3 FRAMER 349-BGA
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 1
控制器类型: DS3/E3 调帧器
接口: LIU
电源电压: 3.135 V ~ 3.465 V
电流 - 电源: 640mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 349-BGA 裸露焊盘
供应商设备封装: 349-HCBGA(27x27)
包装: 托盘
DS3146/DS3146/DS31412 6-/8-/12-Channel DS3/E3 Framers
56 of 89
Register Name:
HCR1
Register Description:
HDLC Control Register 1
Register Address:
50h
Bit #
7
6
5
4
3
2
1
0
Name
RHR
THR
RID
TID
TFS
TZSD
TCRCI
TCRCD
Default
0
Bit 0: Transmit CRC Defeat (TCRCD). When this bit is logic 0, the transmit HDLC controller automatically
calculates and appends the 16-bit CRC to the outgoing HDLC message. When this bit is logic 1, the transmit HDLC
controller does not append the CRC to the outgoing message.
0 = enable CRC generation (normal operation)
1 = disable CRC generation
Bit 1: Transmit CRC Invert (TCRCI). When this bit is logic 0, the transmit HDLC controller generates the CRC
normally. When this bit is logic 1, the transmit HDLC controller inverts all 16 bits of the generated CRC. This bit is
ignored when CRC generation is disabled (TCRCD = 1). This bit is useful in testing HDLC operation.
0 = do not invert the generated CRC (normal operation)
1 = invert the generated CRC
Bit 2: Transmit Zero Stuffer Defeat (TZSD). When this bit is logic 0, the transmit HDLC controller performs zero
stuffing on all data between the opening and closing flags of the HDLC message. When this bit is logic 1, the
transmit HDLC controller does not perform zero stuffing.
0 = enable zero stuffing (normal operation)
1 = disable zero stuffing
Bit 3: Transmit Flag/Idle Select (TFS). This control bit determines whether flags or idle bytes are transmitted
between packets.
0 = 7Eh (flags)
1 = FFh (idle)
Bit 4: Transmit Invert Data (TID). When this bit is logic 1, the entire transmit HDLC data stream (including flags
and CRC checksum) is inverted before being transmitted by the DS3/E3 formatter.
0 = do not invert transmit HDLC data stream (normal operation)
1 = invert transmit HDLC data stream
Bit 5: Receive Invert Data (RID). When this bit is logic 1, the entire receive HDLC data stream (including flags and
CRC checksum) is inverted before processing by the receive HDLC controller.
0 = do not invert receive HDLC data stream (normal operation)
1 = invert receive HDLC data stream
Bit 6: Transmit HDLC Reset (THR). A 0-to-1 transition resets the transmit HDLC controller. A reset flushes the
transmit FIFO and causes the transmit HDLC controller to transmit one FEh abort sequence (seven 1s in a row)
followed by continuous transmission of either 7Eh (flags) or FFh (idle) until the beginning of a new packet (at least
two bytes) is written into the transmit HDLC FIFO.
Bit 7: Receive HDLC Reset (RHR). A 0-to-1 transition resets the receive HDLC controller. A reset flushes the
current contents of the receive FIFO and causes the receive HDLC controller to begin searching for a new
incoming HDLC packet.
相关PDF资料
PDF描述
DS21FT42 IC FRAMER T1 4X3 12CH 300-BGA
V375C24M75BL3 CONVERTER MOD DC/DC 24V 75W
V375C24M75BL2 CONVERTER MOD DC/DC 24V 75W
DS21FF42N+ IC FRAMER T1 4X4 16CH 300-BGA
DS21FT42N IC FRAMER T1 4X3 12CH IND 300BGA
相关代理商/技术参数
参数描述
DS3148N 功能描述:网络控制器与处理器 IC 8 Port DS3/E3 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS315 制造商:Hubbell Wiring Device-Kellems 功能描述:SWITCH, DECO SER, 3W, 15A 120/277V, BR
DS3150 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:3.3V, DS3/E3/STS-1 Line Interface Unit
DS3150DK 功能描述:网络开发工具 DS3150 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V
DS3150G 功能描述:IC LIU T3/E3/STS-1 49-BGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件