参数资料
| 型号： | DS3153+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 5/61页 |
| 文件大小： | 0K |
| 描述： | IC LIU DS3/E3/STS-1 144-CSBGA |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 160 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 2/2 |
| 规程： | DS3 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-BGA，CSPBGA |
| 供应商设备封装： | 144-TECSBGA（13x13） |
| 包装： | 托盘 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页
DS3151/DS3152/DS3153/DS3154 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs
13 of 61
Table 4-D. Global Pin Descriptions
NAME
I/O
FUNCTION
HIZ
IPU
High-Z Enable Input (Active Low, Open Drain)
0 = tri-state all output pins (Note that the
JTRST pin must be low.)
1 = normal operation
RST
IPU
Reset Input (Active Low, Open Drain, Internal 10k
Ω Pullup to V
DD). When this global asynchronous
reset is pulled low, the internal circuitry is reset and the internal registers (CPU bus mode) are forced
to their default values. The device is held in reset as long as
RST is low. RST should be held low for
at least two master clock cycles.
HW
I
Hardwired Mode Select
0 = CPU bus mode
1 = hardwired mode
See Section 3 for details.
T3MCLK
I
T3 Master Clock. A transmission-quality DS3 (44.736MHz
±20ppm, low jitter) clock should be applied
at this pin. Wiring T3MCLK high forces LIUs in DS3 mode to use TCLK for receiver clock and data
recovery.
E3MCLK
I
E3 Master Clock. A transmission-quality E3 (34.368MHz
±20ppm, low jitter) clock should be applied
at this pin. Wiring E3MCLK high forces LIUs in E3 mode to use TCLK for receiver clock and data
recovery.
STMCLK
I
STS-1 Master Clock. A transmission-quality STS-1 (51.840MHz
±20ppm, low jitter) clock should be
applied at this pin. Wiring STMCLK high forces LIUs in STS-1 mode to use TCLK for receiver clock
and data recovery.
PRBSn
O
PRBS Detector Output. This signal reports the status of the PRBS detector. See Section 8 for further
details.
LLBn,
RLBn
I
Local Loopback Select, Remote Loopback Select
{LLB, RLB} =
00 = no loopback
01 = remote loopback
10 = analog local loopback
11 = digital local loopback
E3Mn
I
E3 Mode Enable
0 = DS3 operation
1 = E3 or STS-1 operation
STSn
I
STS-1 Mode Enable
When E3M = 1,
0 = E3 operation
1 = STS-1 operation
When E3M = 0, STS selects the DS3 AIS pattern.
RBIN
I
Receiver Binary Framer-Interface Enable
0 = Receiver framer interface is bipolar on the RPOS and RNEG pins. The B3ZS/HDB3 decoder is
disabled.
1 = Receiver framer interface is binary on the RDAT pin with the RLCV pin indicating line-code
violations. The B3ZS/HDB3 encoder is enabled.
TBIN
I
Transmitter Binary Framer-Interface Enable
0 = Transmitter framer interface is bipolar on the TPOS and TNEG pins. The B3ZS/HDB3 encoder is
disabled.
1 = Transmitter framer interface is binary on the TDAT pin. (TNEG is ignored and should be wired
low.) The B3ZS/HDB3 encoder is enabled.
RCINV
I
Receiver Clock Invert
0 = RPOS/RDAT and RNEG/RLCV update on the falling edge of RCLK.
1 = RPOS/RDAT and RNEG/RLCV update on the rising edge of RCLK.
TCINV
I
Transmitter Clock Invert
0 = TPOS/TDAT and TNEG are sampled on the rising edge of TCLK.
1 = TPOS/TDAT and TNEG are sampled on the falling edge of TCLK.
MOT
I
Motorola Bus Mode Enable
0 = Intel bus mode
1 = Motorola bus mode
ALE
I
Address Latch Enable. This signal controls a latch on the A[5:0] inputs. In nonmultiplexed bus
applications, ALE should be wired high to make the latch transparent. In multiplexed bus
applications, A[5:0] should be wired to D[5:0]. The falling edge of ALE latches the address.
CS
I
Chip Select (Active Low).
CS must be asserted in order to read or write internal registers.
WR / R/W
I
Write Enable (Active Low) or Read/Write Select. In Intel bus mode (MOT = 0),
WR is asserted to
write internal registers. In Motorola bus mode (MOT = 1), R/
W determines the type of bus
相关PDF资料 |
PDF描述 |
|---|---|
| MAX1238LEEE+T | IC ADC 12BIT SERIAL 16-QSOP |
| MS27473T24B19PA | CONN PLUG 19POS STRAIGHT W/PINS |
| VE-B10-IV-B1 | CONVERTER MOD DC/DC 5V 150W |
| VI-2TR-MX-F2 | CONVERTER MOD DC/DC 7.5V 75W |
| DS26528GA5+ | IC TXRX T1/E1/J1 OCT 256-CSBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS3153+ | 功能描述:网络控制器与处理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS3153DK | 功能描述:网络开发工具 DS3153 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V |
| DS3153N | 功能描述:网络控制器与处理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS3153N# | 功能描述:网络控制器与处理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS3153N+ | 功能描述:网络控制器与处理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。