- 您现在的位置：买卖IC网 > PDF目录19280 > DS3882E+ (Maxim Integrated)IC CCFL CNTRLR DUAL 28TSSOP PDF资料下载
参数资料
| 型号： | DS3882E+ |
| 厂商： | Maxim Integrated |
| 文件页数： | 11/31页 |
| 文件大小： | 0K |
| 描述： | IC CCFL CNTRLR DUAL 28TSSOP |
| 标准包装： | 50 |
| 类型： | CCFL 控制器 |
| 频率： | 40 ~ 100 kHz |
| 电流 - 电源： | 12mA |
| 电源电压： | 4.75 V ~ 5.25 V |
| 工作温度： | -40°C ~ 105°C |
| 封装/外壳： | 28-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 28-TSSOP |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
Dual-Channel Automotive CCFL Controller
Shadowed EEPROM
The DS3882 incorporates SRAM-shadowed EEPROM
memory locations for all memory that needs to be
retained during power cycling. At power-up, SEEB (bit 7
of the BLC register) is low which causes the shadowed
locations to act as ordinary EEPROM. Setting SEEB
high disables the EEPROM write function and causes
the shadowed locations to function as ordinary SRAM
cells. This allows an infinite number of write cycles with-
out causing EEPROM damage and also eliminates the
EEPROM write time, t W from the write cycle. Because
memory changes made when SEEB is set high are not
written to EEPROM, these changes are not retained
through power cycles, and the power-up EEPROM values
are the last values written with SEEB low.
Channel Phasing
The lamp-frequency MOSFET gate turn-on times are
out of phase between the two channels during the burst
period. This reduces the inrush current that would
result from all lamps switching simultaneously, and
hence eases the design requirements for the DC sup-
ply. It is important to note that it is the lamp-frequency
signals that are phased, not the DPWM (burst) signals.
Lamp Dimming Control
The DS3882 provides two independent methods of
lamp dimming that can be combined to achieve a dim-
ming ratio of 300:1 or greater. The first method is
“burst” dimming, which uses a digital pulse-width-mod-
ulated (DPWM) signal (22.5Hz to 440Hz) to control the
lamp brightness. The second is “analog ” dimming,
which is accomplished by adjusting the lamp current.
Burst dimming provides 128 linearly spaced brightness
steps. Analog dimming provides smaller substeps that
allow incremental brightness changes between burst
dimming steps. This ability is especially useful for low-
brightness dimming changes, where using burst dim-
ming alone would cause visible brightness step
changes. Analog dimming also allows the brightness to
be reduced below the minimum burst dimming level,
which provides for the maximum dimming range.
Burst dimming can be controlled using a user-supplied
analog voltage on the BRIGHT pin or through the I 2 C
interface. Analog dimming can only be controlled
through the I 2 C interface. Therefore, for applications that
require the complete dimming range and resolution capa-
bility of the DS3882, I 2 C dimming control must be used.
Burst Dimming
Burst dimming increases/decreases the brightness by
adjusting (i.e., modulating) the duty cycle of the DPWM
signal. During the high period of the DPWM cycle, the
lamps are driven at the selected lamp frequency
(40kHz to 100kHz) as shown in Figure 6. This part of
the cycle is called the “burst” period because of the
lamp frequency burst that occurs during this time.
During the low period of the DPWM cycle, the controller
disables the MOSFET gate drivers so the lamps are not
driven. This causes the current to stop flowing in the
lamps, but the time is short enough to keep the lamps
from de-ionizing.
The DS3882 can generate its own DPWM signal inter-
nally (set DPSS = 0 in CR1), which can then be
sourced to other DS3882s if required, or the DPWM sig-
nal can be supplied from an external source (set DPSS
= 1 in CR1). To generate the DPWM signal internally,
the DS3882 requires a clock (referred to as the dim-
ming clock) to set the DPWM frequency. The user can
supply the dimming clock by setting POSCS = 1 in CR1
and applying an external 22.5Hz to 440Hz signal at the
POSC pin, or the dimming clock can be generated by
the DS3882 ’s internal oscillator (set POSCS = 0 in
CR1), in which case the frequency is set by an external
resistor at the POSC pin. These two dimming clock
options are shown in Figure 3. Regardless of whether
the dimming clock is generated internally or sourced
externally, the POSCR0 and POSCR1 bits in CR2 must
be set to match the desired dimming clock frequency.
The internally generated DPWM signal can be provided
at the PSYNC I/O pin (set RGSO = 0 in CR1) for sourc-
ing to other DS3882s, if any, in the circuit. This allows
all DS3882s in the system to be synchronized to the
same DPWM signal. A DS3882 that is generating the
DPWM signal for other DS3882s in the system is
referred to as the DPWM source. When bringing in an
externally generated DPWM signal, either from another
DS3882 acting as a DPWM source or from some other
user-provided source, it is input into the PSYNC I/O pin
of the DS3882, and the receiving DS3882 is referred to
a DPWM receiver. In this mode, the BRIGHT and POSC
inputs are disabled and should be grounded (see
Figure 5).
When the DPWM signal is generated internally, its duty
cycle (and, thus, the lamp brightness) is controlled
either by a user-supplied analog voltage at the BRIGHT
input or through the I 2 C interface by varying the 7-bit
PWM code in the BPWM register. When using the
BRIGHT pin to control burst dimming, a voltage of less
than 0.5V causes the DS3882 to operate with the mini-
mum burst duty cycle, providing the lowest brightness
setting, while any voltage greater than 2.0V causes a
100% burst duty cycle (i.e., lamps always being dri-
ven), which provides the maximum brightness. For
voltages between 0.5V and 2V, the duty cycle varies
linearly between the minimum and 100%. Writing a
____________________________________________________________________
11
相关PDF资料 |
PDF描述 |
|---|---|
| V110A3V3T150BG2 | CONVERTER MOD DC/DC 3.3V 150W |
| FL7930BM | IC PFC CTLR FLYBACK/BOUND 8SOICN |
| RBM-1212D | CONV DC/DC 1W 12VIN +/-12VOUT |
| ACM31DTAH-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| V110A3V3T150BG | CONVERTER MOD DC/DC 3.3V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS3882E/T&R | 制造商:Maxim Integrated Products 功能描述:CAR DUAL CCFL CTRL TSSOP-28 T&R - Tape and Reel |
| DS3882E+ | 功能描述:IC CCFL CNTRLR DUAL 28TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 照明，镇流器控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:CCFL 控制器 频率:40 ~ 80 kHz 电流 - 电源:5mA 电流 - 输出:- 电源电压:4.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) 其它名称:90-3991V+V01 |
| DS3882E+C | 功能描述:显示驱动器和控制器 DualCh Automotive CCFL Controller RoHS:否 制造商:Panasonic Electronic Components 工作电源电压:2.7 V to 5.5 V 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Reel |
| DS3882E+T&R | 制造商:Maxim Integrated Products 功能描述:IC CCFL CNTRLR DUAL 28TSSOP |
| DS3882E+T&R/C | 制造商:Maxim Integrated Products 功能描述:AUTOMOTIVE CCFL CNTRLR 28TSSOP - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC AUTO CCFL CTRLR 2CH 28-TSSOP |
发布紧急采购，3分钟左右您将得到回复。