- 您现在的位置：买卖IC网 > PDF目录1916 > DS80C400-FNY (Maxim Integrated Products)IC MCU 75MHZ 16MB HP 100-LQFP PDF资料下载
参数资料
| 型号： | DS80C400-FNY |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 85/97页 |
| 文件大小： | 0K |
| 描述： | IC MCU 75MHZ 16MB HP 100-LQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS |
| 产品变化通告： | Product Discontinuation 20/Feb/2012 |
| 标准包装： | 90 |
| 系列： | 80C |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 75MHz |
| 连通性： | 1 线，CAN，EBI/EMI，以太网，SIO，UART/USART |
| 外围设备： | 电源故障复位，WDT |
| 输入/输出数： | 64 |
| 程序存储器容量： | 64KB（64K x 8） |
| 程序存储器类型： | ROM |
| RAM 容量： | 1K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 1.62 V ~ 3.6 V |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 100-LQFP |
| 包装： | 托盘 |
| 配用： | DS80C400-KIT#-ND - EVAL KIT FOR DS80C400 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页当前第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页
DS80C400 Network Microcontroller
86 of 97
EN_FOW (Bit 2): Enable Force OW. Setting the EN_FOW bit to a logic 1 allows the bus master to force the OW
line low using FOW (bit 2 of the command register). Clearing the EN_FOW bit to a logic 0 disables the use of the
FOW bit.
STPEN (Bit 3): Strong Pullup Enable. Setting the STPEN bit to a logic 1 enables functionality for the OWSTP
output pin. The OWSTP pin serves as the enable signal to an external strong pullup device. This functionality is
used for meeting the recovery time requirement in overdrive mode and long-line standard communication. When
enabled (STPEN = 1), OWSTP goes active-low any time the master is not pulling the OW line low or waiting to read
data from a slave during a communication sequence. Once the communication sequence is complete, the OWSTP
output is released. Note that when the master is in the idle state, the STP_SPLY bit must also be set to logic 1 (in
addition to STPEN = 1) in order for the OWSTP pin to remain in the active-low state. Clearing the STPEN bit to
logic 0 disables all OWSTP pin functionality.
STP_SPLY (Bit 4): Strong Pullup Supply Mode. When the OWSTP pin is enabled (STPEN = 1), setting the
STP_SPLY bit to logic 1 results in an active-low output for the OWSTP pin being sustained when the master is in an
idle state. Thus, when the OWSTP signal gates an external P-channel pullup, STP_SPLY = 1 can be used to
enable a stiff supply voltage to slave devices requiring high current during operation. Clearing the bit to logic 0
disables the strong pullup on the OWSTP pin when the master is idle. This bit has no affect when the OWSTP pin is
disabled (STPEN = 0).
BIT_CTL (Bit 5): Bit-Banging Mode. Setting this bit to logic 1 place the master into the bit-banging mode of
operation. In the bit-banging mode, only the least significant bit of the transmit/receive register is sent or received
before the associated interrupt flag occurs (signaling the end of the transaction). Clearing the bit leaves the bus
master operating in full-byte boundaries.
OD (Bit 6): Overdrive Mode. Setting this bit to a logic 1 places the master into overdrive mode, effectively
changing the bus master timing to match the 1-Wire timing for overdrive mode as outlined in The Book of iButton
Standards. Clearing the OD bit to a logic 0 leaves the master operating with standard mode timing.
EOWMI (Bit 7): Enable 1-Wire Master Interrupt. Setting this bit to a logic 1 enables the 1-Wire master interrupt
request to the CPU for any of the 1-Wire interrupt sources that have been individually enabled in the interrupt
enable register (xxxxx011b). Since the 1-Wire master interrupt and external interrupt 5 share the same interrupt
flag (IE5; EXIF.7), both cannot be used simultaneously. Thus, enabling the 1-Wire interrupt source effectively
disables the external interrupt 5 source.
1-Wire Interrupts
The 1-Wire bus master can be configured to generate an interrupt request to the CPU on the occurrence of a
number of 1-Wire-related events or conditions. These include the following: presence-detect, transmit buffer empty,
transmit shift-register empty, receive buffer full, receive shift-register full, 1-Wire short, and 1-Wire low. Each of
these potential 1-Wire interrupt sources has a corresponding enable bit and flag bit. Each flag bit in the interrupt
flag register (xxxxx010b) is set, independent of the interrupt enable bit, when the associated event or condition
occurs. In order for the interrupt flag to generate an interrupt request to the CPU, however, the individual enable bit
for the source along with the 1-Wire bus master interrupt enable bit (EOWMI; control register bit 7), and global
interrupt enable bit (EA; IE.7) must both be set to a logic 1. To clear the 1-Wire bus master interrupt, a read of the
interrupt flag register must always be performed by software. Table 24 summarizes the 1-Wire bus master interrupt
sources.
相关PDF资料 |
PDF描述 |
|---|---|
| DS80C410-FNY+ | IC MCU 75MHZ 16MB HP 100-LQFP |
| DS8102+ | IC MODULATOR/DECODER 16-TSSOP |
| DS8113-JNG+ | IC INTERFACE SMART CARD 28-TSSOP |
| DS8313-RRX+ | IC INTERFACE SMART CARD 28-SOIC |
| DS8500-JND+T&R | IC MODEM HART SGL 3.6V 20-TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS80C400-FNY+ | 功能描述:8位微控制器 -MCU Network MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| DS80C400-KIT | 功能描述:EVAL KIT FOR DS80C400 RoHS:否 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:- 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| DS80C400-KIT# | 功能描述:开发板和工具包 - 8051 RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压: |
| DS80C410 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Network Microcontrollers with Ethernet and CAN |
| DS80C410_09 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Network Microcontrollers with Ethernet and CAN |
发布紧急采购，3分钟左右您将得到回复。