- 您现在的位置：买卖IC网 > PDF目录10918 > DS89C430-QNG+ (Maxim Integrated Products)IC MCU FLASH 16KB 25MHZ 44-PLCC PDF资料下载
参数资料
| 型号： | DS89C430-QNG+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 37/46页 |
| 文件大小： | 0K |
| 描述： | IC MCU FLASH 16KB 25MHZ 44-PLCC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 26 |
| 系列： | 89C |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 25MHz |
| 连通性： | EBI/EMI，SIO，UART/USART |
| 外围设备： | 电源故障复位，WDT |
| 输入/输出数： | 32 |
| 程序存储器容量： | 16KB（16K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 44-LCC（J 形引线） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
DS89C430/DS89C450 Ultra-High-Speed Flash Microcontrollers
42 of 46
Serial ports and timers track the oscillator cycles per machine cycle when the higher divide ratio of 1024 is
selected, and require the switchback function to automatically return to the divide-by-1 mode for proper operation
when a qualified event occurs. Table 14 summarizes the effect of clock mode on timer operation.
It is possible to enable a receive function on a serial port when incoming data is not present and then change to the
higher divide ratio. An inactive serial port receive/transmission mode requires the receive input pin to remain high
and all outgoing transmissions to be completed. During this inactive receive mode it is possible to change the
clock-divide control bits from a divide by 1 to a 1024 divide ratio. In the case when the serial port is being used to
receive or transmit data, it is very important to validate an attempted change in the clock-divide control bits (read
CD1 and CD0 to verify write was allowed) before proceeding with low-power program functions.
Table 14. Effect of Clock Mode on Timer Operation (In Number of Oscillator Clocks)
OSC CYCLES PER
TIMERS 0, 1, 2 CLOCK
OSC CYCLES PER
TIMER 2 CLOCK
TxMH,TxM
=
BAUD RATE
GENERATION
OSC CYCLES PER
SERIAL PORT CLOCK
MODE 0
OSC CYCLES PER
SERIAL PORT CLOCK
MODE 2
4X/2X, CD1,
CD0
OSC CYCLES
PER MACHINE
CYCLE
00
01
1x
T2MH,T2M = xx
SM2 = 0
SM2 = 1 SMOD = 0
SMOD = 1
100
0.25
12
1
0.25
2
3
1
64
32
000
0.5
12
2
0.5
2
6
2
64
32
x01
1 (reserved)
x10
1 (default)
12
4
1
2
12
4
64
32
x11
1024
12,288 4096
1024
2048
12,288
4096
65,536
32,768
x = Don’t care.
Ring Oscillator
When the system is in stop mode the crystal is disabled. When stop mode is removed, the crystal requires a period
of time to start up and stabilize. To allow the system to begin immediate execution of software following the
removal of the stop mode, the ring oscillator is used to supply a system clock until the crystal startup time is
satisfied. Once this time has passed, the ring oscillator is switched off and the system clock is switched to the
crystal oscillator. This function is programmable and is enabled by setting the RGSL bit (EXIF.1) to logic 1. When it
is logic 0, the processor delays software execution until after the 65,536 crystal clock periods. To allow the
processor to know whether it is being clocked by the ring or by the crystal oscillator, an additional bit—RGMD—
indicates which clock source is being used. When the processor is running from the ring, the clock-divide control
bits (CD1 and CD0 in the PMR register) are locked into the divide-by-1 mode (CD1:CD0 = 10b). The clock-divide
control bits cannot be changed from this state until after the system clock transitions to the crystal oscillator
(RGMD = 0).
Note: The watchdog is connected to the crystal oscillator and continues to run at the external clock rate. The ring
oscillator does not drive it.
Idle Mode
Idle mode suspends the processor by holding the program counter in a static state. No instructions are fetched and
no processing occurs. Setting the IDLE bit (PCON.0) to logic 1 invokes idle mode. The instruction that executes
this step is the last instruction prior to freezing the program counter. Once in idle mode, all resources are
preserved, but all peripheral clocks remain active and the timers, watchdog, serial ports, and power monitor
functions continue to operate, so that the processor can exit the idle mode using any interrupt sources that are
enabled. The oscillator-detect circuit also continues to function when enabled. The IDLE bit is cleared automatically
once the idle mode is exited. On returning from the interrupt vector using the RETI instruction, the next address is
the one that immediately follows the instruction that invoked the idle mode. Any reset of the processor also
removes the idle mode.
相关PDF资料 |
PDF描述 |
|---|---|
| DS89C430-QNG | IC MCU FLASH 16KB 25MHZ 44-PLCC |
| SAB-C161O-LM 3V HA | IC MICROCONTROLLER 16BIT MQFP80 |
| SAB-C161K-LM HA | IC MICROCONTROLLER 16BIT MQFP80 |
| JBXFD2G05MSSDSR | CONN PLUG 5POS STR CABLE SOLDER |
| VI-23V-IX-F1 | CONVERTER MOD DC/DC 5.8V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS89C430-QNG+ | 功能描述:8位微控制器 -MCU Ultra-High-Speed Flash MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| DS89C430QNL | 制造商:Maxim Integrated Products 功能描述:Bulk |
| DS89C430-QNL | 功能描述:8位微控制器 -MCU Ultra-High-Speed Flash MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| DS89C430-QNL+ | 功能描述:8位微控制器 -MCU Ultra-High-Speed Flash MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| DS89C430-QNL+ | 制造商:Maxim Integrated Products 功能描述:IC 8BIT MCU 8051 33MHZ LCC-44 |
发布紧急采购，3分钟左右您将得到回复。