参数资料
型号: DSPB56371AF180
厂商: Freescale Semiconductor
文件页数: 33/68页
文件大小: 0K
描述: IC DSP 24BIT 180MHZ 80-LQFP
标准包装: 90
系列: DSP56K/Symphony
类型: 音频处理器
接口: 主机接口,I²C,SAI,SPI
时钟速率: 180MHz
非易失内存: ROM(384 kB)
芯片上RAM: 264kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.25V
工作温度: -40°C ~ 115°C
安装类型: 表面贴装
封装/外壳: 80-LQFP
供应商设备封装: 80-LQFP(14x14)
包装: 托盘
Reset, Stop, Mode Select, and Interrupt Timing
DSP56371 Data Sheet, Rev. 4.1
Freescale Semiconductor
39
18
Delay from interrupt trigger to interrupt code
execution.
10 xTC + 5
60.0
ns
19
Duration of level sensitive IRQA assertion to
ensure interrupt service (when exiting Stop)2, 3
PLL is active during Stop and Stop delay is
enabled
(OMR Bit 6 = 0)
9+(128K
× TC)
704
us
PLL is active during Stop and Stop delay is not
enabled
(OMR Bit 6 = 1)
25
× TC
138
ns
PLL is not active during Stop and Stop delay is
enabled (OMR Bit 6 = 0)
9+(128KxTC)+Tlock
5.7
ms
PLL is not active during Stop and Stop delay is
not enabled (OMR Bit 6 = 1)
(25 x TC)+Tlock
5ms
20
Delay from IRQA, IRQB, IRQC, IRQD, NMI
assertion to general-purpose transfer output
valid caused by first interrupt instruction
execution
10 x TC + 3.0
59.0
ns
21
Interrupt Requests Rate
ESAI, ESAI_1, SHI, DAX, Timer
12 x TC
——
ns
DMA
8 x TC
——
ns
IRQ, NMI (edge trigger)
8 x TC
——
ns
IRQ (level trigger)
12 c TC
——
ns
22
DMA Requests Rate
Data read from ESAI, ESAI_1, SHI, DAX
6 x TC
——
ns
Data write to ESAI, ESAI_1, SHI, DAX
7 x TC
——
ns
Timer
2 x TC
——
ns
IRQ, NMI (edge trigger)
3 x TC
——
ns
Note:
1. When using fast interrupts and IRQA, IRQB, IRQC, and IRQD are defined as level-sensitive, timings 19 through 21 apply
to prevent multiple interrupt service. To avoid these timing restrictions, the deasserted Edge-triggered mode is
recommended when using fast interrupts. Long interrupts are recommended when using Level-sensitive mode.
2. For PLL disable, using external clock (PCTL Bit 13 = 0), no stabilization delay is required and recovery time will be
defined by the OMR Bit 6 settings.
For PLL enable, (if bit 12 of the PCTL register is 0), the PLL is shutdown during Stop. Recovering from Stop requires the
PLL to get locked. The PLL lock procedure duration, PLL Lock Cycles (PLC), may be in the range of 0.5 ms.
3. Periodically sampled and not 100% tested
4. RESET duration is measured during the time in which RESET is asserted, VDD is valid, and the EXTAL input is active and
valid. When the VDD is valid, but the other “required RESET duration” conditions (as specified above) have not been yet
met, the device circuitry will be in an uninitialized state that can result in significant power consumption and heat-up.
Designs should minimize this state to the shortest possible duration.
Table 19. Reset, Stop, Mode Select, and Interrupt Timing (continued)
No.
Characteristics
Expression
Min
Max
Unit
相关PDF资料
PDF描述
DSPB56374AEC IC DSP 24BIT 150MHZ 52-LQFP
DSPB56720CAG DSP 24BIT AUD 200MHZ 144-LQFP
DSPB56724AG DSP 24BIT AUD 250MHZ 144-LQFP
DSPIC30F2010T-20E/MM IC DSPIC MCU/DSP 12K 28QFN
DSPIC30F2020-30I/MMB32 IC DSPIC MCU/DSP 12K 28QFN
相关代理商/技术参数
参数描述
DSPB56371AF180 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor (DSP) IC
DSPB56374AE 功能描述:数字信号处理器和控制器 - DSP, DSC PB-FREE 52 LQFP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPB56374AEB 制造商:Freescale Semiconductor 功能描述:52 LQFP PB-FREE W/ BI - Bulk
DSPB56374AEC 功能描述:数字信号处理器和控制器 - DSP, DSC 52 LQFP AUTOMOTIVE RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPB56374AF 功能描述:数字信号处理器和控制器 - DSP, DSC PB-FREE 80 LQFP 14X14MM RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT