参数资料
型号: DSPIC33FJ32GP202-E/SS
厂商: Microchip Technology
文件页数: 7/176页
文件大小: 0K
描述: IC DSC 16BIT 32KB FLASH 28SSOP
标准包装: 47
系列: dsPIC™ 33F
核心处理器: dsPIC
芯体尺寸: 16-位
速度: 40 MIP
连通性: I²C,IrDA,LIN,SPI,UART/USART
外围设备: 欠压检测/复位,POR,PWM,WDT
输入/输出数: 21
程序存储器容量: 32KB(32K x 8)
程序存储器类型: 闪存
RAM 容量: 2K x 8
电压 - 电源 (Vcc/Vdd): 3 V ~ 3.6 V
数据转换器: A/D 10x10b/12b
振荡器型: 内部
工作温度: -40°C ~ 125°C
封装/外壳: 28-SSOP(0.209",5.30mm 宽)
包装: 管件
103
AT89C5131
4136C–USB–04/05
If the AA bit is reset during a transfer, SSLC will transmit the last byte of the transfer and
enter state C0h or C8h. SSLC is switched to the not addressed slave mode and will
ignore the master receiver if it continues the transfer. Thus the master receiver receives
all 1’s as serial data. While AA is reset, SSLC does not respond to its own slave
address. However, the TWI bus is still monitored and address recognition may be
resume at any time by setting AA. This means that the AA bit may be used to tempo-
rarily isolate SSLC from the TWI bus.
Miscellaneous States
There are two SSCS codes that do not correspond to a define SSLC hardware state
(see Table 87). These codes are discuss hereafter.
Status F8h indicates that no relevant information is available because the serial interrupt
flag is not set yet. This occurs between other states and when SSLC is not involved in a
serial transfer.
Status 00h indicates that a bus error has occurred during an SSLC serial transfer. A bus
error is caused when a START or a STOP condition occurs at an illegal position in the
format frame. Examples of such illegal positions happen during the serial transfer of an
address byte, a data byte, or an acknowledge bit. When a bus error occurs, SI is set. To
recover from a bus error, the STO flag must be set and SI must be cleared. This causes
SSLC to enter the not addressed slave mode and to clear the STO flag (no other bits in
SSCON are affected). The SDA and SCL lines are released and no STOP condition is
transmitted.
Notes
SSLC interfaces to the external TWI bus via two port pins: SCL (serial clock line) and
SDA (serial data line). To avoid low level asserting on these lines when SSLC is
enabled, the output latches of SDA and SLC must be set to logic 1.
Bit Frequency (kHz)
CR2
CR1
CR0
FOSCA= 12 MHz
FOSCA = 16 MHz
FOSCA divided by
0
47
62.5
256
0
1
53.5
71.5
224
0
1
0
62.5
83
192
0
1
75
100
160
1
0
12.5
16.5
960
1
0
1
100
-
120
11
0
-
60
1
0.5 < . < 62.5
0.67 < . < 83
96 (256 - reload
value Timer 1)
(reload value range:
0-254 in mode 2)
相关PDF资料
PDF描述
VE-B6V-IX-S CONVERTER MOD DC/DC 5.8V 75W
PIC18F65K90-E/PT IC MCU 8BIT 32KB FLASH 64TQFP
VE-B6T-IX-S CONVERTER MOD DC/DC 6.5V 75W
PIC18F47J13T-I/PT IC MCU 8BIT 128KB FLASH 44 TQFP
PIC24FJ64GA102T-I/ML IC MCU 16BIT 64KB FLASH 28QFN
相关代理商/技术参数
参数描述
dsPIC33FJ32GP202-I/MM 功能描述:数字信号处理器和控制器 - DSP, DSC 16B DSC 28LD 32KB Flash40 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
dsPIC33FJ32GP202-I/SO 功能描述:数字信号处理器和控制器 - DSP, DSC 16B DSC 28LD 32KB Flash40 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
dsPIC33FJ32GP202-I/SP 功能描述:数字信号处理器和控制器 - DSP, DSC 16B DSC 28LD 32KB Flash40 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
dsPIC33FJ32GP202-I/SS 功能描述:数字信号处理器和控制器 - DSP, DSC 16 bit DSC 40MIPS 32KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPIC33FJ32GP202T-E/MM 制造商:Microchip Technology Inc 功能描述: