- 您现在的位置：买卖IC网 > PDF目录15544 > DV164136 (Microchip Technology)DEVELOPMENT KIT FOR PIC18 PDF资料下载
参数资料
| 型号： | DV164136 |
| 厂商： | Microchip Technology |
| 文件页数： | 99/107页 |
| 文件大小： | 0K |
| 描述： | DEVELOPMENT KIT FOR PIC18 |
| 产品培训模块： | PIC18 J Series MCU Overview |
| 标准包装： | 1 |
| 系列： | PIC® |
| 类型： | MCU |
| 适用于相关产品： | PIC18F8722，PIC18F87J11 |
| 所含物品： | 板，线缆，CD，PICkit? 3 个编程器，电源 |
| 产品目录页面： | 659 (CN2011-ZH PDF) |
| 相关产品： | PIC18F87J11-I/PT-ND - IC PIC MCU FLASH 64KX16 80TQFP PIC18F87J11T-I/PTTR-ND - IC PIC MCU FLASH 64KX16 80TQFP PIC18F8722T-E/PT-ND - IC PIC MCU FLASH 64KX16 80TQFP PIC18F8722-E/PT-ND - IC PIC MCU FLASH 64KX16 80TQFP PIC18F8722T-I/PT-ND - IC PIC MCU FLASH 64KX16 80TQFP PIC18F8722-I/PT-ND - IC PIC MCU FLASH 64KX16 80TQFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页当前第99页第100页第101页第102页第103页第104页第105页第106页第107页
2007-2012 Microchip Technology Inc.
DS39778E-page 91
PIC18F87J11 FAMILY
6.5
Program Memory and the
Extended Instruction Set
The operation of program memory is unaffected by the
use of the extended instruction set.
Enabling the extended instruction set adds five
additional two-word commands to the existing PIC18
instruction set: ADDFSR, CALLW, MOVSF, MOVSS and
SUBFSR
. These instructions are executed as described
6.6
Data Memory and the Extended
Instruction Set
Enabling the PIC18 extended instruction set (XINST
Configuration bit = 1) significantly changes certain
aspects of data memory and its addressing. Specifi-
cally, the use of the Access Bank for many of the core
PIC18 instructions is different. This is due to the intro-
duction of a new addressing mode for the data memory
space. This mode also alters the behavior of Indirect
Addressing using FSR2 and its associated operands.
What does not change is just as important. The size of
the data memory space is unchanged, as well as its
linear addressing. The SFR map remains the same.
Core PIC18 instructions can still operate in both Direct
and Indirect Addressing mode; inherent and literal
instructions do not change at all. Indirect Addressing
with FSR0 and FSR1 also remains unchanged.
6.6.1
INDEXED ADDRESSING WITH
LITERAL OFFSET
Enabling the PIC18 extended instruction set changes
the behavior of Indirect Addressing using the FSR2
register pair and its associated file operands. Under the
proper conditions, instructions that use the Access
Bank, which are most of the bit-oriented and
byte-oriented instructions, can invoke a form of
Indexed Addressing using an offset specified in the
instruction. This special addressing mode is known as
Indexed Addressing with Literal Offset, or Indexed
Literal Offset mode.
When using the extended instruction set, this
addressing mode requires the following:
The use of the Access Bank is forced (‘a’ = 0)
The file address argument is less than or equal to
5Fh
Under these conditions, the file address of the
instruction is not interpreted as the lower byte of an
address (used with the BSR in Direct Addressing) or as
an 8-bit address in the Access Bank. Instead, the value
is interpreted as an offset value to an Address Pointer
specified by FSR2. The offset and the contents of
FSR2 are added to obtain the target address of the
operation.
6.6.2
INSTRUCTIONS AFFECTED BY
INDEXED LITERAL OFFSET MODE
Any of the core PIC18 instructions that can use Direct
Addressing are potentially affected by the Indexed
Literal Offset Addressing mode. This includes all
byte-oriented and bit-oriented instructions, or almost
one-half of the standard PIC18 instruction set. Instruc-
tions that only use Inherent or Literal Addressing
modes are unaffected.
Additionally, byte-oriented and bit-oriented instructions
are not affected if they do not use the Access Bank
(Access RAM bit is ‘1’) or include a file address of 60h
or above. Instructions meeting these criteria will con-
tinue to execute as before. A comparison of the differ-
ent possible addressing modes when the extended
instruction set is enabled is shown in Figure 6-10.
Those who desire to use byte-oriented or bit-oriented
instructions in the Indexed Literal Offset mode should
note the changes to assembler syntax for this mode.
This is described in more detail in Section 26.2.1
相关PDF资料 |
PDF描述 |
|---|---|
| GBM25DCWT | CONN EDGECARD 50POS DIP .156 SLD |
| GCM24DCTN | CONN EDGECARD 48POS DIP .156 SLD |
| 1435863-2 | PATCHCORD CAT6 YLW/YLW BOOT 2' |
| 1435862-2 | PATCHCORD CAT6 RED/RED BOOT 2' |
| V48C5T50BF3 | CONVERTER MOD DC/DC 5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DV164139 | 功能描述:开发板和工具包 - PIC / DSPIC Lo PIn Count USB Dev Kit (w/PICkit 3) RoHS:否 制造商:Microchip Technology 产品:Starter Kits 工具用于评估:chipKIT 核心:Uno32 接口类型: 工作电源电压: |
| DV17K3225T | 制造商:SEI Stackpole Electronics Inc 功能描述:- Tape and Reel 制造商:SEI Stackpole Electronics Inc 功能描述:Var MOV 17VAC/22VDC 100A 27V 3225 SMD T/R |
| DV17K4032T | 制造商:SEI Stackpole Electronics Inc 功能描述:VAR 17VAC 22VDC 250A 27V 4032 SMD - Tape and Reel 制造商:SEI Stackpole Electronics Inc 功能描述:Var MOV 17VAC/22VDC 250A 27V 4032 SMD T/R |
| DV18-145MB-3K | 功能描述:端子 PIN -DSC 22-18 145X032 VYL RED RoHS:否 制造商:AVX 产品:Junction Box - Wire to Wire 系列:9826 线规:26-18 接线柱/接头大小: 绝缘: 颜色:Red 型式:Female 触点电镀:Tin over Nickel 触点材料:Beryllium Copper, Phosphor Bronze 端接类型:Crimp |
| DV18-145M-C | 功能描述:端子 MALE BLADE ADAPT RoHS:否 制造商:AVX 产品:Junction Box - Wire to Wire 系列:9826 线规:26-18 接线柱/接头大小: 绝缘: 颜色:Red 型式:Female 触点电镀:Tin over Nickel 触点材料:Beryllium Copper, Phosphor Bronze 端接类型:Crimp |
发布紧急采购，3分钟左右您将得到回复。