- 您现在的位置：买卖IC网 > PDF目录97893 > EDS1232AABB-60L Programmable VCOM; Temperature Range: -40°C to 85°C; Package: 24-QFN T&R PDF资料下载
参数资料
| 型号： | EDS1232AABB-60L |
| 英文描述： | Programmable VCOM; Temperature Range: -40°C to 85°C; Package: 24-QFN T&R |
| 中文描述： | 内存| 4X1MX32 |的CMOS | BGA封装| 90PIN |塑料 |
| 文件页数： | 3/55页 |
| 文件大小： | 570K |
| 代理商： | EDS1232AABB-60L |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
EDS1232AABB, EDS1232AATA
Data Sheet E0205E30 (Ver. 3.0)
11
Pin Function
CLK (input pin)
CLK is the master clock input. Other inputs signals are referenced to the CLK rising edge.
CKE (input pins)
CKE determine validity of the next CLK (clock). If CKE is high, the next CLK rising edge is valid; otherwise it is
invalid. If the CLK rising edge is invalid, the internal clock is not issued and the Synchronous DRAM suspends
operation.
When the Synchronous DRAM is not in burst mode and CKE is negated, the device enters power down mode.
During power down mode, CKE must remain low.
/CS (input pins)
/CS low starts the command input cycle. When /CS is high, commands are ignored but operations continue.
/RAS, /CAS, and /WE (input pins)
/RAS, /CAS and /WE have the same symbols on conventional DRAM but different functions. For details, refer to the
command table.
A0 to A11 (input pins)
Row Address is determined by A0 to A11 at the CLK (clock) rising edge in the active command cycle.
Column Address is determined by A0 to 7 at the CLK rising edge in the read or write command cycle.
A10 defines the precharge mode. When A10 is high in the precharge command cycle, all banks are precharged;
when A10 is low, only the bank selected by BA0 and BA1 is precharged.
When A10 is high in read or write command cycle, the precharge starts automatically after the burst access.
BA0 and BA1 (input pin)
BA0 and BA1 are bank select signal. (See Bank Select Signal Table)
[Bank Select Signal Table]
BA0
BA1
Bank 0
L
Bank 1
H
L
Bank 2
L
H
Bank 3
H
Remark:
H: VIH. L: VIL.
×: VIH or VIL
DQM (input pins)
DQM controls I/O buffers. DQM0 controls DQ0 to 7, DQM1 controls DQ8 to DQ15, DQM2 controls DQ16 to DQ23,
DQM3 controls DQ24 to DQ31. In read mode, DQM controls the output buffers like a conventional /OE pin. DQM
high and DQM low turn the output buffers off and on, respectively. The DQM latency for the read is two clocks. In
write mode, DQM controls the word mask. Input data is written to the memory cell if DQM is low but not if DQM is
high. The DQM latency for the write is zero.
DQ0 to DQ31 (input/output pins)
DQ pins have the same function as I/O pins on a conventional DRAM.
VDD, VSS, VDDQ, VSSQ (Power supply)
VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supply pins for the output
buffers.
相关PDF资料 |
PDF描述 |
|---|---|
| EDS1232AABB-75 | Programmable VCOM; Temperature Range: -40°C to 85°C; Package: 24-QFN T&R |
| EDS1232AABB-75L | SDRAM|4X1MX32|CMOS|BGA|90PIN|PLASTIC |
| EF6804P2PVD | Quad 125MHz Video Current Feedback Amplifier with Disable; Temperature Range: -40°C to 85°C; Package: 20-SOIC |
| EF6805P2FNV | Quad 125MHz Video Current Feedback Amplifier with Disable; Temperature Range: -40°C to 85°C; Package: 20-SOIC T&R |
| EF6805P2FNVD | Quad 125MHz Video Current Feedback Amplifier with Disable; Temperature Range: -40°C to 85°C; Package: 20-PDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EDS1232AABB-60L-E | 制造商:ELPIDA 制造商全称:Elpida Memory 功能描述:128M bits SDRAM |
| EDS1232AABB-75 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SDRAM|4X1MX32|CMOS|BGA|90PIN|PLASTIC |
| EDS1232AABB-75-E | 制造商:ELPIDA 制造商全称:Elpida Memory 功能描述:128M bits SDRAM |
| EDS1232AABB-75L | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SDRAM|4X1MX32|CMOS|BGA|90PIN|PLASTIC |
| EDS1232AABB-75L-E | 制造商:ELPIDA 制造商全称:Elpida Memory 功能描述:128M bits SDRAM |
发布紧急采购，3分钟左右您将得到回复。