参数资料
型号: EP20K100BC356-2
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 现场可编程门阵列(FPGA)
文件页数: 52/114页
文件大小: 1623K
代理商: EP20K100BC356-2
42
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Each IOE drives a row, column, MegaLAB, or local interconnect when
used as an input or bidirectional pin. A row IOE can drive a local,
MegaLAB, row, and column interconnect; a column IOE can drive the
column interconnect. Figure 27 shows how a row IOE connects to the
interconnect.
Figure 27. Row IOE Connection to the Interconnect
Row Interconnect
MegaLAB Interconnect
Any LE can drive a
pin through the row,
column, and MegaLAB
interconnect.
An LE can drive a pin through the
local interconnect for faster
clock-to-output times.
IOE
Each IOE can drive local,
MegaLAB, row, and column
interconnect. Each IOE data
and OE signal is driven by
the local interconnect.
LAB
相关PDF资料
PDF描述
EP20K100BC356-2ES FlexiHash+™ For Battery Authentication; Temperature Range: Extended Comm; Package: 8-DFN T&R
EP20K100BC356-3 Field Programmable Gate Array (FPGA)
EP20K100BC356-3ES FPGA
EP20K100BI356-1 Field Programmable Gate Array (FPGA)
EP20K100EFC144-3ES FPGA
相关代理商/技术参数
参数描述
EP20K100BC356-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100BC356-2N 功能描述:FPGA - 现场可编程门阵列 CPLD - APEX 20K 416 Macro 252 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP20K100BC356-2X 制造商:Altera Corporation 功能描述:IC APEX 20K FPGA 356BGA 制造商:Altera Corporation 功能描述:IC FPGA 252 I/O 356BGA
EP20K100BC3563 制造商:ALTERA 功能描述:*
EP20K100BC356-3 功能描述:FPGA - 现场可编程门阵列 CPLD - APEX 20K 416 Macro 252 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256