EP20K100EFC400-3 PDF资料下载(36/65 页)LOADABLE PLD, PBGA400

您现在的位置：买卖IC网 > PDF目录299031 > EP20K100EFC400-3 (ALTERA CORP) LOADABLE PLD, PBGA400 PDF资料下载

参数资料

Altera Corporation

Preliminary Information

APEX 20K Programmable Logic Device Family Data Sheet

Each IOE drives row, column, MegaLAB, or local interconnect when used

as an input or bidirectional pin. A row IOE can drive local, MegaLAB,

row, and column interconnect; a column IOE can drive the column

interconnect. Figure 27 shows how a row IOE connects to the

interconnect.

Figure 27. Row IOE Connection to the Interconnect

Figure 28 shows how a column IOE connects to the interconnect.

Row Interconnect

MegaLAB Interconnect

Any LE can drive a

pin through the row,

column, and MegaLAB

interconnect.

An LE can drive a pin through the

local interconnect for faster

clock-to-output times.

IOE

Each IOE can drive local,

MegaLAB, row, and column

interconnect. Each IOE data

and OE signal is driven by

the local interconnect.

LAB

相关代理商/技术参数	参数描述
EP20K100EFI144-1ES	制造商:未知厂家制造商全称:未知厂家功能描述:FPGA
EP20K100EFI144-2ES	制造商:未知厂家制造商全称:未知厂家功能描述:FPGA
EP20K100EFI144-2X	功能描述:FPGA - 现场可编程门阵列 CPLD - APEX 20K 416 Macro 93 IOs RoHS:否制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP20K100EFI144-3ES	制造商:未知厂家制造商全称:未知厂家功能描述:FPGA
EP20K100EFI324-1ES	制造商:未知厂家制造商全称:未知厂家功能描述:FPGA

发布紧急采购，3分钟左右您将得到回复。

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购