参数资料
型号: EP20K400FC672-3ES
英文描述: FPGA
中文描述: FPGA的
文件页数: 29/114页
文件大小: 1623K
代理商: EP20K400FC672-3ES
Altera Corporation
21
APEX 20K Programmable Logic Device Family Data Sheet
Figure 9. APEX 20K Interconnect Structure
A row line can be driven directly by LEs, IOEs, or ESBs in that row.
Further, a column line can drive a row line, allowing an LE, IOE, or ESB to
drive elements in a different row via the column and row interconnect.
The row interconnect drives the MegaLAB interconnect to drive LEs,
IOEs, or ESBs in a particular MegaLAB structure.
A column line can be directly driven by LEs, IOEs, or ESBs in that column.
A column line on a device’s left or right edge can also be driven by row
IOEs. The column line is used to route signals from one row to another. A
column line can drive a row line; it can also drive the MegaLAB
interconnect directly, allowing faster connections between rows.
Figure 10 shows how the FastTrack Interconnect uses the local
interconnect to drive LEs within MegaLAB structures.
MegaLAB
I/O
MegaLAB
I/O
MegaLAB
I/O
Column
Interconnect
Column
Interconnect
Row
Interconnect
相关PDF资料
PDF描述
EP20K400FI672-1 Field Programmable Gate Array (FPGA)
EP20K400FI672-1ES FPGA
EP20K400FI672-2 Field Programmable Gate Array (FPGA)
EP20K100QC240-3ES Boost + VON Slice + VCOM; Temperature Range: -40°C to 85°C; Package: 24-QFN T&R
EP20K100QI208-1 Boost + LDO + VON Slice + VCOM; Temperature Range: -40°C to 85°C; Package: 24-QFN T&R
相关代理商/技术参数
参数描述
EP20K400FC672-3V 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP20K400FI672-1 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP20K400FI672-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K400FI672-2 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP20K400FI672-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA