参数资料
型号: EPC1213PI8
厂商: Altera
文件页数: 26/26页
文件大小: 0K
描述: IC CONFIG DEVICE 212KBIT 8-DIP
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 100
系列: EPC
可编程类型: OTP
存储容量: 212kb
电源电压: 4.5 V ~ 5.5 V
工作温度: -40°C ~ 85°C
封装/外壳: 8-DIP(0.300",7.62mm)
供应商设备封装: 8-PDIP
包装: 管件
配用: PLMJ1213-ND - PROGRAMMER ADAPTER 20 PIN J-LEAD
其它名称: 544-1370-5
EPC1213PI8-ND
Power and Operation
Page 9
Configuration Devices for SRAM-Based LUT Devices
January 2012
Altera Corporation
configuration bit was sent for the CONF_DONE pin to reach a high state. In this case, the
configuration device pulls its OE pin low, which in turn drives the target device’s
nSTATUS
pin low. Configuration automatically restarts if the Auto-restart
configuration on error
option is turned on in the Quartus II software from the
General
tab of the Device & Pin Options dialog box or the MAX+PLUS II software’s
Global Project Device Options
dialog box (Assign menu).
f For more information about FPGA configuration and configuration interface
connections between configuration devices and Altera FPGAs, refer to the
configuration chapter in the appropriate device handbook.
Power and Operation
This section describes power-on reset (POR) delay, error detection, and 3.3-V and
5.0-V operation of Altera configuration devices.
Power-On Reset
During initial power-up, a POR delay occurs to permit voltage levels to stabilize.
When configuring an FPGA with one EPC1, EPC2, or EPC1441 device, the POR delay
occurs inside the configuration device and the POR delay is a maximum of 200 ms.
When configuring a FLEX 8000 device with one EPC1213, EPC1064, or EPC1064V
device, the POR delay occurs inside the FLEX 8000 device and the POR delay is
typically 100 ms, with a maximum of 200 ms.
During POR, the configuration device drives its OE pin low. This low signal delays
configuration because the OEpin is connected to the target FPGA’s nSTATUS pin. When
the configuration device completes POR, it releases its open-drain OE pin, which is
then pulled high by a pull-up resistor.
1 You should power up the FPGA before the configuration device exits POR to avoid
the master configuration device from entering slave mode.
If the FPGA is not powered up before the configuration device exits POR, the
CONF
_DONE/nCS line is high because of the pull-up resistor. When the configuration
device exits POR and releases OE, it sees nCS high, which signals the configuration
device to enter slave mode. Therefore, configuration will not begin because the DATA
output is tri-stated and DCLK is an input pin in slave mode.
Error Detection Circuitry
The EPC1, EPC2, and EPC1441 configuration devices have built-in error detection
circuitry for configuring ACEX 1K, APEX 20K, APEX II, Arria GX, Cyclone,
Cyclone II, FLEX 10K, FLEX 6000, Mercury, Stratix, Stratix GX, Stratix II, or
Stratix II GX devices.
Built-in error detection circuitry uses the nCS pin of the configuration device, which
monitors the CONF_DONE pin on the FPGA. If the nCS pin on the EPC1 or EPC2 master
device is driven high before all configuration data is transferred, the EPC1 or EPC2
master device drives its OE signal low, which in turn drives the FPGA’s nSTATUS pin
low, indicating a configuration error. Additionally, if the configuration device
generates its data and detects that the CONF_DONE pin has not gone high, it recognizes
相关PDF资料
PDF描述
EPC1PI8 IC CONFIG DEVICE 1MBIT 8-DIP
ECC13DREN-S13 CONN EDGECARD 26POS .100 EXTEND
EPCS16SI8N IC CONFIG DEVICE 16MBIT 8-SOIC
ACC26DRYN-S734 CONN EDGECARD 52POS DIP .100 SLD
NCV59301DS33R4G IC REG LDO 3.3V 3A D2PAK-5
相关代理商/技术参数
参数描述
EPC1213PI-8 制造商:未知厂家 制造商全称:未知厂家 功能描述:Configuration EPROM
EPC-12179 制造商:Artisan Controls Corporation 功能描述:LIGHTING CONTROLLER
EPC-12457 制造商:Artisan Controls Corporation 功能描述:Timer
EPC12SC36-A 功能描述:DC/DC转换器 75 Watts 12 Volts RoHS:否 制造商:Murata 产品: 输出功率: 输入电压范围:3.6 V to 5.5 V 输入电压(标称): 输出端数量:1 输出电压(通道 1):3.3 V 输出电流(通道 1):600 mA 输出电压(通道 2): 输出电流(通道 2): 安装风格:SMD/SMT 封装 / 箱体尺寸:
EPC13 制造商:TDK 制造商全称:TDK Electronics 功能描述:Ferrite Cores For Power Supply and Signal Transformer EPC Cores