参数资料
型号: EPF6016A
厂商: Altera Corporation
英文描述: Programmable Logic Device Family(FLEX6000可编程逻辑系列器件)
中文描述: 可编程逻辑器件系列(FLEX6000可编程逻辑系列器件)
文件页数: 5/59页
文件大小: 1051K
代理商: EPF6016A
Altera Corporation
5
FLEX 6000 Programmable Logic Device Family Data Sheet
The Quartus and MAX+PLUS II software works easily with common gate
array EDA tools for synthesis and simulation. For example, the
MAX+PLUS II software can generate Verilog HDL files for simulation
with tools such as Cadence Verilog-XL. Additionally, the Quartus and
MAX+PLUS II software contains EDA libraries that use device-specific
features such as carry chains which are used for fast counter and
arithmetic functions. For instance, the Synopsys Design Compiler library
supplied with the Quartus and MAX+PLUS II development systems
include DesignWare functions that are optimized for the FLEX 6000
architecture.
The MAX+PLUS II development system runs on Windows-based PCs and
Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000
workstations, and the Quartus development system runs on Windows-
based PCs and Sun SPARCstation and HP 9000 Series 700 workstations.
f
See the
Data Sheet
for more information.
MAX+PLUS II Programmable Logic Development System & Software
Functional
Description
The FLEX 6000 OptiFLEX architecture consists of logic elements (LEs).
Each LE includes a 4-input look-up table (LUT), which can implement any
4-input function, a register, and dedicated paths for carry and cascade
chain functions. Because each LE contains a register, a design can be easily
pipelined without consuming more LEs. The specified gate count for
FLEX 6000 devices includes all LUTs and registers.
LEs are combined into groups called logic array blocks (LABs); each LAB
contains 10 LEs. The MAX+PLUS II software automatically places related
LEs into the same LAB, minimizing the number of required interconnects.
Each LAB can implement a medium-sized block of logic, such as a counter
or multiplexer.
Signal interconnections within FLEX 6000 devices—and to and from
device pins—are provided via the routing structure of the FastTrack
Interconnect. The routing structure is a series of fast, continuous row and
column channels that run the entire length and width of the device. Any
LE or pin can feed or be fed by any other LE or pin via the FastTrack
Interconnect. See “FastTrack Interconnect” on
page 18
of this data sheet
for more information.
相关PDF资料
PDF描述
EPF8025G 10Base-T Interface Module with Enhanced Common Mode Attenuation
EPE6313SE 10Base-T Interface Module with Enhanced Common Mode Attenuation
EPE6333G 10Base-T Interface Module with Enhanced Common Mode Attenuation
EPE6343G 10Base-T Interface Module with Enhanced Common Mode Attenuation
EPE6356S 10Base-T Interface Module with Enhanced Common Mode Attenuation
相关代理商/技术参数
参数描述
EPF6016AFC100-1 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 6000 132 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF6016AFC100-2 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 6000 132 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF6016AFC100-3 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 6000 132 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF6016AFC100-3N 制造商:Altera Corporation 功能描述:
EPF6016AFC256-1 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 6000 132 LABs 171 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256