参数资料
型号: EPF8636AQC160-3
厂商: Altera
文件页数: 14/62页
文件大小: 0K
描述: IC FLEX 8000A FPGA 6K 160-PQFP
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 72
系列: FLEX 8000
LAB/CLB数: 63
逻辑元件/单元数: 504
输入/输出数: 118
门数: 6000
电源电压: 4.75 V ~ 5.25 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 160-BQFP
供应商设备封装: 160-PQFP(28x28)
其它名称: 544-2261
Altera Corporation
21
FLEX 8000 Programmable Logic Device Family Data Sheet
FL
EX
800
0
3
Figure 12. FLEX 8000 Column-to-IOE Connections
In addition to general-purpose I/O pins, FLEX 8000 devices have four
dedicated input pins. These dedicated inputs provide low-skew, device-
wide signal distribution, and are typically used for global clock, clear, and
preset control signals. The signals from the dedicated inputs are available
as control signals for all LABs and I/O elements in the device. The
dedicated inputs can also be used as general-purpose data inputs because
they can feed the local interconnect of each LAB in the device.
Signals enter the FLEX 8000 device either from the I/O pins that provide
general-purpose input capability or from the four dedicated inputs. The
IOEs are located at the ends of the row and column interconnect channels.
I/O pins can be used as input, output, or bidirectional pins. Each I/O pin
has a register that can be used either as an input register for external data
that requires fast setup times, or as an output register for data that
requires fast clock-to-output performance. The MAX+PLUS II Compiler
uses the programmable inversion option to invert signals automatically
from the row and column interconnect when appropriate.
The clock, clear, and output enable controls for the IOEs are provided by
a network of I/O control signals. These signals can be supplied by either
the dedicated input pins or by internal logic. The IOE control-signal paths
are designed to minimize the skew across the device. All control-signal
sources are buffered onto high-speed drivers that drive the signals around
the periphery of the device. This “peripheral bus” can be configured to
provide up to four output enable signals (10 in EPF81500A devices), and
up to two clock or clear signals. Figure 13 on page 22 shows how two
output enable signals are shared with one clock and one clear signal.
IOE
8
16
Column Interconnect
Each IOE is
driven by an
8-to-1
multiplexer.
Each IOE can drive
up to two column
signals.
相关PDF资料
PDF描述
A40MX02-3PQG100 IC FPGA MX SGL CHIP 3K 100-PQFP
A40MX02-3PQ100 IC FPGA MX SGL CHIP 3K 100-PQFP
M1AFS250-FG256 IC FPGA 2MB FLASH 250K 256-FBGA
M1AFS250-FGG256 IC FPGA 2MB FLASH 250K 256-FBGA
AFS250-FG256 IC FPGA 2MB FLASH 250K 256FBGA
相关代理商/技术参数
参数描述
EPF8636AQC160-3N 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 8000 63 LABs 118 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF8636AQC160-4 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 8000 63 LABs 118 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF8636AQC160-4N 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 8000 63 LABs 118 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF8636AQC208-2 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 8000 63 LABs 136 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF8636AQC208-3 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 8000 63 LABs 136 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256