参数资料
型号: EPM3256AQC208-6
厂商: ALTERA CORP
元件分类: PLD
英文描述: EE PLD, 6 ns, PQFP208
封装: PLASTIC, QFP-208
文件页数: 34/43页
文件大小: 716K
代理商: EPM3256AQC208-6
4
Altera Corporation
MAX 3000A Programmable Logic Device Family Data Sheet
Preliminary Information
MAX 3000A devices contain 32 to 256 macrocells, combined into groups
of 16 macrocells called logic array blocks (LABs). Each macrocell has a
programmable-AND/fixed-OR array and a configurable register with
independently programmable clock, clock enable, clear, and preset
functions. To build complex logic functions, each macrocell can be
supplemented with shareable expander and high-speed parallel expander
product terms to provide up to 32 product terms per macrocell.
MAX 3000A devices provide programmable speed/power optimization.
Speed-critical portions of a design can run at high speed/full power,
while the remaining portions run at reduced speed/low power. This
speed/power optimization feature enables the designer to configure one
or more macrocells to operate at 50% or lower power while adding only a
nominal timing delay. MAX 3000A devices also provide an option that
reduces the slew rate of the output buffers, minimizing noise transients
when non-speed-critical signals are switching. The output drivers of all
MAX 3000A devices can be set for 2.5 V or 3.3 V, and all input pins are
2.5-V, 3.3-V, and 5.0-V tolerant, allowing MAX 3000A devices to be used
in mixed-voltage systems.
MAX 3000A devices are supported by the Quartus and MAX+PLUS II
development systems, which are integrated packages that offer
schematic, text—including VHDL, Verilog HDL, and the Altera
Hardware Description Language (AHDL)—and waveform design entry,
compilation and logic synthesis, simulation and timing analysis, and
device programming. The Quartus and MAX+PLUS II software provides
EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for
additional design entry and simulation support from other industry-
standard PC- and UNIX-workstation-based EDA tools. The
MAX+PLUS II software runs on Windows-based PCs, as well as Sun
SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000
workstations. The Quartus software runs on Windows-based PCs, as well
as Sun SPARCstation and HP 9000 Series 700/800 workstations.
f For more information on development tools, see the MAX+PLUS II
Functional
Description
The MAX 3000A architecture includes the following elements:
s
Logic array blocks (LABs)
s
Macrocells
s
Expander product terms (shareable and parallel)
s
Programmable interconnect array
s
I/O control blocks
相关PDF资料
PDF描述
EPM3256AQI208-6 EE PLD, 6 ns, PQFP208
EPM7128ABC100-6 EE PLD, 6 ns, PBGA100
EPM7128ABC100-7 EE PLD, 7.5 ns, PBGA100
EPM7128ABI100-10 EE PLD, 10 ns, PBGA100
EPM7128ABI100-12 EE PLD, 12 ns, PBGA100
相关代理商/技术参数
参数描述
EPM3256AQC208-7 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 256 Macro 161 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM3256AQC208-7N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 256 Macro 161 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM3256AQI208-10 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 256 Macro 161 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM3256AQI208-10N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 256 Macro 161 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM3256ATC100-5N 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:Higha??performance, lowa??cost CMOS EEPROMa??based programmable