参数资料
型号: EPM3512A
厂商: Altera Corporation
英文描述: Programmable Logic Device Family
中文描述: 可编程逻辑器件系列
文件页数: 13/42页
文件大小: 649K
代理商: EPM3512A
Altera Corporation
13
MAX 3000A Programmable Logic Device Family Data Sheet
The Altera software can use text– or waveform–format test vectors created
with the Altera Text Editor or Waveform Editor to test the programmed
device. For added design verification, designers can perform functional
testing to compare the functional device behavior with the results of
simulation.
Data I/ O, BP Microsystems, and other programming hardware
manufacturers also provide programming support for Altera devices.
f
For more information, see
Programming Hardware Manufacturers
.
IEEE Std.
1149.1 (JTAG)
Boundary–Scan
Support
MAX 3000A devices include the JTAG BST circuitry defined by IEEE
Std. 1149.1–1990.
Table 4
describes the JTAG instructions supported by
MAX 3000A devices. The pin-out tables found on the Altera web site
(
http://www.altera.com
) or the
Altera Digital Library
show the location of
the JTAG control pins for each device. If the JTAG interface is not
required, the JTAG pins are available as user I/ O pins.
The instruction register length of MAX 3000A devices is 10 bits. The
IDCODE and USERCODE register length is 32 bits.
Tables 5
and
6
show
the boundary–scan register length and device IDCODE information for
MAX 3000A devices.
Table 4. MAX 3000A JTAG Instructions
JTAG Instruction
Description
SAMPLE/PRELOAD
Allows a snapshot of signals at the device pins to be captured and examined during
normal device operation, and permits an initial data pattern output at the device pins
Allows the external circuitry and board–level interconnections to be tested by forcing a
test pattern at the output pins and capturing test results at the input pins
Places the 1–bit bypass register between the
TDI
and
TDO
pins, which allows the BST
data to pass synchronously through a selected device to adjacent devices during normal
device operation
Selects the IDCODE register and places it between the
TDI
and
TDO
pins, allowing the
IDCODE to be serially shifted out of
TDO
Selects the 32–bit USERCODE register and places it between the
TDI
and
TDO
pins,
allowing the USERCODE value to be shifted out of
TDO
These instructions are used when programming MAX 3000A devices via the JTAG ports
with the MasterBlaster, ByteBlasterMV, or BitBlaster cable, or when using a Jam STAPL
file, JBC file, or SVF file via an embedded processor or test equipment
EXTEST
BYPASS
IDCODE
USERCODE
ISP Instructions
相关PDF资料
PDF描述
EPM5016 High-Speed, High-Density MAX 5000 Devices
EPM5032 High-Speed, High-Density MAX 5000 Devices
EPM5064 High-Speed, High-Density MAX 5000 Devices
EPM5128 High-Speed, High-Density MAX 5000 Devices
EPM5130 High-Speed, High-Density MAX 5000 Devices
相关代理商/技术参数
参数描述
EPM3512AFC25610 制造商:Altera Corporation 功能描述:
EPM3512AFC256-10 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 512 Macro 208 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM3512AFC256-10N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 512 Macro 208 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM3512AFC256-7 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 512 Macro 208 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM3512AFC256-7N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 512 Macro 208 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100