参数资料
型号: EPM7032BTI44-5
厂商: Altera
文件页数: 7/66页
文件大小: 0K
描述: IC MAX 7000 CPLD 32 44-TQFP
标准包装: 480
系列: MAX® 7000B
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 5.0ns
电压电源 - 内部: 2.375 V ~ 2.625 V
逻辑元件/逻辑块数目: 2
宏单元数: 32
门数: 600
输入/输出数: 36
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 44-TQFP
供应商设备封装: 44-TQFP(10x10)
包装: 托盘
Altera Corporation
15
MAX 7000B Programmable Logic Device Data Sheet
In-System
Programma-
bility (ISP)
MAX 7000B devices can be programmed in-system via an industry-
standard 4-pin IEEE Std. 1149.1 (JTAG) interface. ISP offers quick, efficient
iterations during design development and debugging cycles. The
MAX 7000B architecture internally generates the high programming
voltages required to program EEPROM cells, allowing in-system
programming with only a single 2.5-V power supply. During in-system
programming, the I/O pins are tri-stated and weakly pulled-up to
eliminate board conflicts. The pull-up value is nominally 50 k.
MAX 7000B devices have an enhanced ISP algorithm for faster
programming. These devices also offer an ISP_Done bit that provides safe
operation when in-system programming is interrupted. This ISP_Done
bit, which is the last bit programmed, prevents all I/O pins from driving
until the bit is programmed.
ISP simplifies the manufacturing flow by allowing devices to be mounted
on a PCB with standard pick-and-place equipment before they are
programmed. MAX 7000B devices can be programmed by downloading
the information via in-circuit testers, embedded processors, the Altera
MasterBlaster communications cable, and the ByteBlasterMV parallel port
download cable. Programming the devices after they are placed on the
board eliminates lead damage on high-pin-count packages (e.g., QFP
packages) due to device handling. MAX 7000B devices can be
reprogrammed after a system has already shipped to the field. For
example, product upgrades can be performed in the field via software or
modem.
In-system programming can be accomplished with either an adaptive or
constant algorithm. An adaptive algorithm reads information from the
unit and adapts subsequent programming steps to achieve the fastest
possible programming time for that unit. A constant algorithm uses a
pre-defined (non-adaptive) programming sequence that does not take
advantage of adaptive algorithm programming time improvements.
Some in-circuit testers cannot program using an adaptive algorithm.
Therefore, a constant algorithm must be used. MAX 7000B devices can be
programmed with either an adaptive or constant (non-adaptive)
algorithm.
The Jam Standard Test and Programming Language (STAPL), JEDEC
standard JESD-71, can be used to program MAX 7000B devices with
in-circuit testers, PCs, or embedded processors.
f For more information on using the Jam language, see Application Note 88
(Using the Jam Language for ISP & ICR via an Embedded Processor) and
Application Note 122 (Using STAPL for ISP & ICR via an Embedded Processor).
The ISP circuitry in MAX 7000B devices is compliant with the IEEE
Std. 1532 specification. The IEEE Std. 1532 is a standard developed to
allow concurrent ISP between multiple PLD vendors.
相关PDF资料
PDF描述
NDL1215SC CONV DC/DC 2W 12VIN 15VOUT SIP
VI-B01-CY-F3 CONVERTER MOD DC/DC 12V 50W
ECC08DCSD CONN EDGECARD 16POS DIP .100 SLD
LC51024VG-10F676I IC XPLD 1024MC 10NS 676FPBGA
ABC31DRYN-S734 CONN EDGECARD 62POS DIP .100 SLD
相关代理商/技术参数
参数描述
EPM7032BUC49-3 制造商:Altera Corporation 功能描述:IC MAX
EPM7032BUC49-3N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 32 Macro 41 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7032BUC49-5 制造商:Altera Corporation 功能描述:CPLD MAX 7000B Family 600 Gates 32 Macro Cells 212.8MHz 2.5V 49-Pin UFBGA 制造商:Altera Corporation 功能描述:IC MAX
EPM7032BUC49-7 制造商:Altera Corporation 功能描述:IC MAX
EPM7032JC44-10 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC