参数资料
型号: EPM7062B
厂商: Altera Corporation
英文描述: Programmable Logic Device Family(MAX7000B可编程逻辑系列器件)
中文描述: 可编程逻辑器件系列(MAX7000B可编程逻辑系列器件)
文件页数: 15/125页
文件大小: 1053K
代理商: EPM7062B
Altera Corporation
15
MAX 7000B Programmable Logic Device Family Data Sheet
Preliminary Information
In-System
Programma-
bility (ISP)
MAX 7000B devices can be programmed in-system via an industry-
standard 4-pin IEEE Std. 1149.1 (JTAG) interface. ISP offers quick, efficient
iterations during design development and debugging cycles. The
MAX 7000B architecture internally generates the high programming
voltages required to program EEPROM cells, allowing in-system
programming with only a single 2.5-V power supply. During in-system
programming, the I/ O pins are tri-stated and weakly pulled-up to
eliminate board conflicts. The pull-up value is nominally 50 k
.
MAX 7000B devices have an enhanced ISP algorithm for faster
programming. These devices also offer an ISP_Done bit that provides safe
operation when in-system programming is interrupted. This ISP_Done
bit, which is the last bit programmed, prevents all I/ O pins from driving
until the bit is programmed.
ISP simplifies the manufacturing flow by allowing devices to be mounted
on a PCB with standard pick-and-place equipment before they are
programmed. MAX 7000B devices can be programmed by downloading
the information via in-circuit testers, embedded processors, the Altera
MasterBlaster communications cable, and the ByteBlasterMV parallel port
download cable. Programming the devices after they are placed on the
board eliminates lead damage on high-pin-count packages (e.g., QFP
packages) due to device handling. MAX 7000B devices can be
reprogrammed after a system has already shipped to the field. For
example, product upgrades can be performed in the field via software or
modem.
In-system programming can be accomplished with either an adaptive or
constant algorithm. An adaptive algorithm reads information from the
unit and adapts subsequent programming steps to achieve the fastest
possible programming time for that unit. A constant algorithm uses a
pre-defined (non-adaptive) programming sequence that does not take
advantage of adaptive algorithm programming time improvements.
Some in-circuit testers cannot program using an adaptive algorithm.
Therefore, a constant algorithm must be used. MAX 7000B devices can be
programmed with either an adaptive or constant (non-adaptive)
algorithm.
The Jam Standard Test and Programming Language (STAPL), JEDEC
standard JESD-71, can be used to program MAX 7000B devices with
in-circuit testers, PCs, or embedded processors.
f
For more information on using the Jam language, see
Application Note 88
(Using the Jam Language for ISP & ICR via an Embedded Processor)
and
Application Note 122 (Using STAPL for ISP & ICR via an Embedded Processor).
相关PDF资料
PDF描述
EPM7128B Programmable Logic Device Family(MAX7000B可编程逻辑系列器件)
EPM7512B Programmable Logic Device Family(MAX7000B可编程逻辑系列器件)
EPM7256B Programmable Logic Device Family(MAX7000B可编程逻辑系列器件)
EPM7032LC44-15 Programmable Logic Device Family
EPM7064B Programmable Logic Device
相关代理商/技术参数
参数描述
EPM7064 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:Programmable Logic Device Family
EPM7064AE 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:Programmable Logic Device
EPM7064AEFC100-10 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 64 Macro 68 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7064AEFC100-10N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 64 Macro 68 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7064AEFC100-4 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 64 Macro 68 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100