参数资料
型号: EPM7064AETI44-7N
厂商: Altera
文件页数: 62/64页
文件大小: 0K
描述: IC MAX 7000 CPLD 64 44-TQFP
产品变化通告: Bond Wire Change 4/Sept/2008
标准包装: 480
系列: MAX® 7000A
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 7.5ns
电压电源 - 内部: 3 V ~ 3.6 V
逻辑元件/逻辑块数目: 4
宏单元数: 64
门数: 1250
输入/输出数: 36
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 44-TQFP
供应商设备封装: 44-TQFP(10x10)
包装: 托盘
产品目录页面: 604 (CN2011-ZH PDF)
其它名称: 544-2011
EPM7064AETI44-7N-ND
Altera Corporation
7
MAX 7000A Programmable Logic Device Data Sheet
Figure 1. MAX 7000A Device Block Diagram
Note:
(1)
EPM7032AE, EPM7064AE, EPM7128A, EPM7128AE, EPM7256A, and EPM7256AE devices have six output enables.
EPM7512AE devices have 10 output enables.
Logic Array Blocks
The MAX 7000A device architecture is based on the linking of
high-performance LABs. LABs consist of 16-macrocell arrays, as shown in
Figure 1. Multiple LABs are linked together via the PIA, a global bus that
is fed by all dedicated input pins, I/O pins, and macrocells.
Each LAB is fed by the following signals:
36 signals from the PIA that are used for general logic inputs
Global controls that are used for secondary register functions
Direct input paths from I/O pins to the registers that are used for fast
setup times
6
INPUT/GCLRn
6 or 10 Output Enables
(1)
6 or 10 Output Enables
(1)
16
36
16
I/O
Control
Block
LAB C
LAB D
I/O
Control
Block
6
16
36
16
I/O
Control
Block
LAB A
Macrocells
1 to 16
LAB B
I/O
Control
Block
6
PIA
INPUT/GCLK1
INPUT/OE2/GCLK2
INPUT/OE1
2 to 16 I/O
2 to 16
Macrocells
17 to 32
Macrocells
33 to 48
Macrocells
49 to 64
相关PDF资料
PDF描述
VI-21B-CY-F3 CONVERTER MOD DC/DC 95V 50W
4-640861-5 15P MTA156 EDGE CONN ASSY LF
GBC17DRES-S13 CONN EDGECARD 34POS .100 EXTEND
EPM7064STI44-7 IC MAX 7000 CPLD 64 44-TQFP
LTC4224IDDB-1#TRPBF IC CNTRLR HOT SWAP DUAL 10-DFN
相关代理商/技术参数
参数描述
EPM7064B 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:Programmable Logic Device
EPM7064BBC169-3 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EPM7064BBC169-5 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EPM7064BBC169-7 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EPM7064BBC49-3 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC