- 您现在的位置：买卖IC网 > PDF目录362753 > EPM7096 (Altera Corporation) Programmable Logic Device Family PDF资料下载
参数资料
| 型号： | EPM7096 |
| 厂商： | Altera Corporation |
| 英文描述： | Programmable Logic Device Family |
| 中文描述： | 可编程逻辑器件系列 |
| 文件页数： | 2/62页 |
| 文件大小： | 1173K |
| 代理商： | EPM7096 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
2
Altera Corporation
MAX 7000 Programmable Logic Device Family Data Sheet
...and More
Features
■
■
Open-drain output option in MAX 7000S devices
Programmable macrocell flipflops with individual clear, preset,
clock, and clock enable controls
Programmable power-saving mode for a reduction of over 50
%
in
each macrocell
Configurable expander product-term distribution, allowing up to
32 product terms per macrocell
44 to 208 pins available in plastic J-lead chip carrier (PLCC), ceramic
pin-grid array (PGA), plastic quad flat pack (PQFP), power quad flat
pack (RQFP), and 1.0-mm thin quad flat pack (TQFP) packages
Programmable security bit for protection of proprietary designs
3.3-V or 5.0-V operation
–
MultiVolt
TM
I/ O interface operation, allowing devices to
interface with 3.3-V or 5.0-V devices (MultiVolt I/ O operation is
not available in 44-pin packages)
–
Pin compatible with low-voltage MAX 7000A and MAX 7000B
devices
Enhanced features available in MAX 7000E and MAX 7000S devices
–
Six pin- or logic-driven output enable signals
–
Two global clock signals with optional inversion
–
Enhanced interconnect resources for improved routability
–
Fast input setup times provided by a dedicated path from I/ O
pin to macrocell registers
–
Programmable output slew-rate control
Software design support and automatic place-and-route provided by
Altera’s development system for Windows-based PCs and Sun
SPARCstation, and HP 9000 Series 700/ 800 workstations
■
■
■
■
■
■
■
Table 2. MAX 7000S Device Features
Feature
EPM7032S
EPM7064S
EPM7128S
EPM7160S
EPM7192S
EPM7256S
Usable gates
Macrocells
Logic array
blocks
Maximum
user I/O pins
t
PD
(ns)
t
SU
(ns)
t
FSU
(ns)
t
CO1
(ns)
f
CNT
(MHz)
600
32
2
1,250
64
4
2,500
128
8
3,200
160
10
3,750
192
12
5,000
256
16
36
68
100
104
124
164
5
5
6
6
7.5
4.1
3
4.7
125.0
7.5
3.9
3
4.7
128.2
2.9
2.5
3.2
175.4
2.9
2.5
3.2
175.4
3.4
2.5
4
147.1
3.4
2.5
3.9
149.3
相关PDF资料 |
PDF描述 |
|---|---|
| EPM7128E | Programmable Logic Device Family |
| EPM7128S | Programmable Logic Device Family |
| EPM7160E | Programmable Logic Device Family |
| EPM7160S | Programmable Logic Device Family |
| EPM7192E | Programmable Logic Device Family |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EPM7096JC68 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP Complex PLD |
| EPM7096JC68-2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP Complex PLD |
| EPM7096JC68-3 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP Complex PLD |
| EPM7096JC84 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP Complex PLD |
| EPM7096JC84-2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP Complex PLD |
发布紧急采购，3分钟左右您将得到回复。