参数资料
型号: EVAL-AD2S1205SDZ
厂商: Analog Devices Inc
文件页数: 9/20页
文件大小: 0K
描述: BOARD EVAL FOR AD2S1205
标准包装: 1
主要目的: 接口,旋转变压至数字
嵌入式:
已用 IC / 零件: AD2S1205
主要属性: 12 位分辨率,最大 1250 rps 或 1024 脉冲/反向
已供物品:
AD2S1205
Rev. A | Page 17 of 20
CIRCUIT DYNAMICS
LOOP RESPONSE MODEL
0
63
39
-01
1
ERROR
(ACCELERATION)
θIN
θOUT
VELOCITY
k1 × k2
1 – z–1
1 – bz–1
1 – z–1
c
1 – az–1
c
Sin/Cos LOOKUP
Figure 11. RDC System Response Block Diagram
The RDC is a mixed-signal device that uses two ADCs to
digitize signals from the resolver and a Type II tracking loop
to convert these to digital position and velocity words.
The first gain stage consists of the ADC gain on the Sin/Cos
inputs and the gain of the error signal into the first integrator.
The first integrator generates a signal proportional to velocity.
The compensation filter contains a pole and a zero that are used
to provide phase margin and reduce high frequency noise gain.
The second integrator is the same as the first and generates the
position output from the velocity signal. The Sin/Cos lookup has
unity gain. The values for each section are as follows:
ADC gain parameter (k1NOM = 1.8/2.5)
)
V
(
)
V
(
p
REF
IN
V
k2 =
(12)
Error gain parameter
π
×
=
2
10
18
6
k2
(13)
Compensator zero coefficient
4096
4095
=
a
(14)
Compensator pole coefficient
4096
4085
=
b
(15)
Integrator gain parameter
000
,
096
,
4
1
=
c
(16)
INT1 and INT2 transfer function
1
)
(
=
z
c
z
I
(17)
Compensation filter transfer function
1
)
(
=
bz
az
z
C
(18)
R2D open-loop transfer function
)
(
)
(
)
(
2
z
C
z
I
k2
k1
z
G
×
=
(19)
R2D closed-loop transfer function
)
(
1
)
(
)
(
z
G
z
G
z
H
+
=
(20)
The closed-loop magnitude and phase responses are that of a
second-order low-pass filter (see Figure 12 and Figure 13).
To convert G(z) into the s-plane, an inverse bilinear transfor-
mation is performed by substituting the following equation
for z:
s
t
s
t
z
+
=
2
(21)
where t is the sampling period (1/4.096 MHz ≈ 244 ns).
Substitution yields the open-loop transfer function G(s).
)
1
(
2
)
1
(
1
)
1
(
2
)
1
(
1
4
1
)
1
(
)
(
2
b
t
s
a
t
s
t
s
st
b
a
k2
k1
s
G
+
×
+
+
×
+
×
+
×
×
=
(22)
This transformation produces the best matching at low frequencies
(f < fSAMPLE). At such frequencies (within the closed-loop bandwidth
of the AD2S1205), the transfer function can be simplified to
2
1
2
1
)
(
st
s
K
s
G
a
+
×
(23)
where:
b
a
k2
k1
K
b
t
a
t
a
×
=
+
=
+
=
)
1
(
)
1
(
2
)
1
(
)
1
(
2
)
1
(
2
1
Solving for each value gives t1 = 1 ms, t2 = 90 μs, and Ka ≈ 7.4 ×
106 s2. Note that the closed-loop response is described as
)
(
1
)
(
)
(
s
G
s
G
s
H
+
=
(24)
By converting the calculation to the s-domain, it is possible to
quantify the open-loop dc gain (Ka). This value is useful to
calculate the acceleration error of the loop (see the Sources of
Error section).
相关PDF资料
PDF描述
EBM25DCCI-S189 CONN EDGECARD 50POS R/A .156 SLD
RCC15DCMT-S288 CONN EDGECARD 30POS .100 EXTEND
EMM06DTMT-S189 CONN EDGECARD 12POS R/A .156 SLD
L-14C12NKV4T CER INDUCTOR 12NH 0603
GBC10DRAN-S734 CONN EDGECARD 20POS .100 R/A SLD
相关代理商/技术参数
参数描述
EVAL-AD2S1210EDZ 功能描述:BOARD EVAL AD2S1210 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
EVAL-AD4001FMCZ 功能描述:EVAL BOARD FOR AD4001 制造商:analog devices inc. 系列:- 零件状态:在售 A/D 转换器数:1 位数:16 采样率(每秒):2M 数据接口:SPI,DSP 输入范围:±VREF 不同条件下的功率(典型值):20mW @ 2MSPS 使用的 IC/零件:AD4001 所含物品:板,电源 标准包装:1
EVAL-AD421EB 制造商:AD 制造商全称:Analog Devices 功能描述:Loop-Powered 4 mA to 20 mA DAC
EVAL-AD5025EBZ 制造商:AD 制造商全称:Analog Devices 功能描述:Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP
EVAL-AD5045EBZ 制造商:AD 制造商全称:Analog Devices 功能描述:Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP