Data Sheet
AD5421
Rev. G | Page 23 of 36
ON-CHIP ADC
Th
e AD5421 contains an on-chip ADC used to measure and
feed back to the fault register either the temperature of the die
or the voltage between the VLOOP and COM pins. The select ADC
input bit (Bit D8) of the control register selects the parameter
to be converted. A conversion is initiated with command byte
00001000 (necessary only if auto fault readback is disabled). This
command byte powers on the ADC and performs the conversion.
A read of the fault register returns the conversion result. If auto
readback of the fault register is required, the ADC must first be
powered up by setting the on-chip ADC bit (Bit D7) of the
control register.
Because the FAULT pin can go high for as long as 30 μs, care is
required when performing a die temperature measurement after
a readback of the VLOOP voltage. When switching from a VLOOP
measurement to a die temperature measurement, the FAULT
pin should not be read within 30 μs of switching, as a false
trigger may occur (fault register contents are unaffected).
VOLTAGE REGULATOR
The on-chip voltage regulator provides a regulated voltage out-
put to supply th
e AD5421 and the remainder of the transmitter
circuitry. The output voltage range is from 1.8 V to 12 V and is
selected by the states of three digital input pins (s
ee Table 10).The regulator output is accessed at the REGOUT pin.
Table 10. Setting the Voltage Regulator Output
REG_SEL2
REG_SEL1
REG_SEL0
Regulated Output
Voltage (V)
COM
1.8
COM
DVDD
2.5
COM
DVDD
COM
3.0
COM
DVDD
3.3
DVDD
COM
5.0
DVDD
COM
DVDD
9.0
DVDD
COM
12.0
LOOP CURRENT SLEW RATE CONTROL
The rate of change of the loop current can be controlled by
connecting an external capacitor between the CIN pin and
COM. This reduces the rate of change of the loop current.
The output resistance of the DAC (RDAC) together with the
CSLEW capacitor generate a time constant that determines the
LOOP–
RDAC
V-TO-I
CIRCUITRY
CIN
CSLEW
09128-
052
Figure 45. Slew Capacitor Circuit
The resistance of the DAC is typically 15.22 k for the 4 mA
to 20 mA and 3.8 mA to 21 mA loop current ranges. The DAC
resistance changes to 16.11 k when the 3.2 mA to 24 mA loop
current range is selected.
The time constant of the circuit is expressed as
τ = RDAC × CSLEW
Taking five time constants as the required time to reach the final
value, CSLEW can be determined for a desired response time, t,
as follows:
DAC
SLEW
R
t
C
×
=
5
where:
t is the desired time for the output current to reach its final
value.
RDAC is the resistance of the DAC core, either 15.22 k or
16.11 k, depending on the selected loop current range.
For a response time of 5 ms,
nF
68
220
,
15
5
ms
5
≈
×
=
SLEW
C
For a response time of 10 ms,
nF
133
220
,
15
5
ms
10
≈
×
=
SLEW
C
The responses for both of these configurations are shown
6
5
4
3
2
1
0
–2
22
18
14
10
6
2
VOLTA
GE
A
C
R
OS
S2
50
LOA
D
R
ES
IS
TOR
(V
)
TIME (ms)
CSLEW = 267nF
CSLEW = 133nF
CSLEW = 68nF
09128-
053
Figure 46. 4 mA to 20 mA Step with Slew Rate Control
The CIN pin can also be used as a coupling input for HART
FSK signaling. The HART signal must be ac-coupled to the CIN
input. The capacitor through which the HART signal is coupled
must be considered in the preceding calculations, where the
total capacitance is CSLEW + CHART. For more information, see