- 您现在的位置：买卖IC网 > PDF目录17076 > EVAL-AD5570SDZ (Analog Devices Inc)BOARD EVAL FOR AD5570 PDF资料下载
参数资料
| 型号： | EVAL-AD5570SDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/24页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD5570 |
| 标准包装： | 1 |
| DAC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 83k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 设置时间： | 12µs |
| DAC 型： | 电压 |
| 工作温度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD5570 |
AD5570
Rev. C | Page 17 of 24
TRANSFER FUNCTION
Table 6 shows the ideal input code to the output voltage rela-
tionship for the AD5570.
Table 6. Binary Code Table
Digital Input
MSB
LSB
Analog Output (VOUT)
1111
+2 VREF × (32,767/32,768)
1000
0000
0001
+2 VREF × (1/32,768)
1000
0000
0 V
0111
1111
2 VREF × (1/32,768)
0000
2 VREF
The output voltage expression is given by
]
65536
/
[
4
2
D
V
REFIN
OUT
×
+
=
where:
D
is the decimal equivalent of the code loaded to the DAC.
VREFIN
is the reference voltage available at the REFIN pin.
CLEAR (CLR)
CLR is an active low digital input that allows the output to be
cleared to 0 V. When the CLR signal is brought back high, the
output stays at 0 V until LDAC is brought low. The relationship
between LDAC and CLR is explained further in
Table 7. Relationships Among PD, CLR, and LDAC
PD
CLR
LDAC
Comments
0
x
PD has priority over LDAC and CLR. The
output remains at 0 V through an internal
20 kΩ resistor. It is still possible to address
both the input register and DAC register
when the AD5570 is in power-down.
1
0
Data is written to the input register and
DAC register. CLR has higher priority over
LDAC; therefore, the output is at 0 V.
1
0
1
Data is written to the input register only.
The output is at 0 V and remains at 0 V
when CLR is taken back high.
1
0
Data is written to the input register and the
DAC register. The output is driven to the
DAC level.
1
Data is written to the input register only.
The output of the DAC register is unchanged.
POWER-DOWN (PD)
The power-down pin allows the user to place the AD5570 into
a power-down mode. In power-down mode, power consump-
tion is at a minimum; the device typically consumes only 16 μA.
POWER-ON RESET
The AD5570 contains a power-on reset circuit that controls the
output during power-up and power-down. This is useful in appli-
cations where the known state of the output of the DAC during
power-up is important. On power-up and power-down, the output
of the DAC and VOUT, is held at AGND.
SERIAL DATA OUTPUT (SDO)
The SDO is the internal shift registers output. For the AD5570,
SDO is an internal pull-down only; an external pull-up resistor
of ~5 kΩ to external logic high is required. SDO pull-down is
disabled when the device is in power-down, thus saving current.
The availability of SDO allows any number of AD5570s to be
daisy-chained together. It also allows for the contents of the DAC
register, or any number of DACs daisy-chained together, to be
read back for diagnostic purposes.
Daisy Chaining
This mode of operation is designed for multi DAC systems,
where several AD5570s can be connected in cascade as shown
in Figure 38. This is done by connecting the control inputs in
parallel and then daisy-chaining the SDIN and SDO I/Os of
each device. An external pull-up resistor of ~5 kΩ on SDO is
required when using the part in daisy-chain mode.
As described earlier, when SYNC goes low, serial data on SDIN
is shifted into the input shift register on the falling edge of SCLK.
If more than 16 clock pulses are applied, the data ripples out of
the shift resister and appears on the SDO line. By connecting
this line to the SDIN input on the next AD5570 in the chain, a
multi DAC interface can be constructed.
One data transfer cycle of 16 SCLK pulses is required for each
DAC in the system. Therefore, the total number of clock cycles
must equal 16 N, where N is the total number of devices in the
chain. The first data transfer cycle written into the chain appears at
the last DAC in the system on the final data transfer cycle.
When the serial transfer to all devices is complete, take SYNC high.
This prevents any further data from being clocked into the devices.
A continuous SCLK source can be used if SYNC is held low
for the correct number of clock cycles. Alternatively, a burst
clock containing the exact number of clock cycles can be used
and SYNC is taken high some time later. The outputs of all the
DACs in the system can be updated simultaneously using the
LDAC signal.
相关PDF资料 |
PDF描述 |
|---|---|
| FPF2006 | IC SWITCH LOAD FULL FUNC SC70-5 |
| UCS2G680MNY9 | CAP ALUM 68UF 400V 20% RADIAL |
| UPB2D391MRD | CAP ALUM 390UF 200V 20% RADIAL |
| MIC94095YMT TR | IC LOAD SW HGH SIDE 1.2A 4-TMLF |
| LGU2G121MELZ | CAP ALUM 120UF 400V 20% SNAP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD5590EBZ | 功能描述:BOARD EVAL FOR AD5590 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD5620EB | 制造商:AD 制造商全称:Analog Devices 功能描述:Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23 |
| EVAL-AD5620EBZ | 功能描述:EVAL BOARD FOR AD5620 RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:nanoDAC™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5621EBZ | 功能描述:BOARD EVALUATION FOR AD5621 RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:nanoDAC™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5629REBRZ | 功能描述:BOARD EVAL FOR AD5629 TSSOP RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:denseDAC 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
发布紧急采购，3分钟左右您将得到回复。