- 您现在的位置：买卖IC网 > PDF目录17057 > EVAL-AD7193EBZ (Analog Devices Inc)EVAL BOARD FOR AD7193 PDF资料下载
参数资料
| 型号： | EVAL-AD7193EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/57页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR AD7193 |
| 设计资源： | EVAL-AD7193 Schematic AD7193 Gerber Files |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 24 |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 工作温度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7193 |
| 已供物品： | 板，线缆 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
Data Sheet
AD7193
Rev. D | Page 11 of 56
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
NC = NO CONNECT
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
MCLK2
SCLK
CS
P1/REFIN2(+)
P2
P3
MCLK1
DOUT/RDY
SYNC
DVDD
AGND
DGND
AVDD
P0/REFIN2(–)
NC
AINCOM
AIN4
AIN2
AIN1
BPDSW
REFIN1(–)
REFIN1(+)
AIN5
AIN3
AIN6
AIN7
AIN8
DIN
AD7193
TOP VIEW
(Not to Scale)
08367-
005
Figure 5. 28-lead TSSOP Pin Configuration
Table 5. 28-lead TSSOP Pin Function Descriptions
Pin No.
Mnemonic
Description
1
MCLK1
When the master clock for the device is provided externally by a crystal, the crystal is connected between
MCLK1 and MCLK2.
2
MCLK2
Master Clock Signal for the Device. The AD7193 has an internal 4.92 MHz clock. This internal clock can be
made available on the MCLK2 pin. The clock for the AD7193 can also be provided externally in the form of a
crystal or external clock. A crystal can be tied across the MCLK1 and MCLK2 pins. Alternatively, the MCLK2 pin
can be driven with a CMOS-compatible clock and with the MCLK1 pin remaining unconnected.
3
SCLK
Serial Clock Input. This serial clock input is for data transfers to and from the ADC. The SCLK has a Schmitt-
triggered input, making the interface suitable for opto-isolated applications. The serial clock can be
continuous with all data transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous
clock with the information transmitted to or from the ADC in smaller batches of data.
4
CS
Chip Select Input. This is an active low logic input used to select the ADC. CS can be used to select the ADC in
systems with more than one device on the serial bus or as a frame synchronization signal in communicating
with the device. CS can be hardwired low, allowing the ADC to operate in 3-wire mode with SCLK, DIN, and
DOUT used to interface with the device.
5
P3
Digital Output Pin. This pin can function as a general-purpose output bit referenced between AVDD and
AGND.
6
P2
Digital Output Pin. This pin can function as a general-purpose output bit referenced between AVDD and
AGND.
7
P1/REFIN2(+)
Digital Output Pin/Positive Reference Input. This pin functions as a general-purpose output bit referenced
between AVDD and AGND. When the REFSEL bit in the configuration register = 1, this pin functions as
REFIN2(+). An external reference can be applied between REFIN2(+) and REFIN2(). REFIN2(+) can lie
anywhere between AVDD and AGND + 1 V. The nominal reference voltage, (REFIN2(+) REFIN2()), is AVDD, but
the part functions with a reference from 1 V to AVDD.
8
P0/REFIN2()
Digital Output Pin/Negative Reference Input. This pin functions as a general-purpose output bit referenced
between AVDD and AGND. When the REFSEL bit in the configuration register = 1, this pin functions as
REFIN2(). This reference input can lie anywhere between AGND and AVDD 1 V.
9
NC
No Connect. Tie this pin to AGND.
10
AINCOM
Analog Input AIN1 to Analog Input AIN8 are referenced to this input when configured for pseudo differential
operation.
11
AIN1
Analog Input. This pin can be configured as the positive input of a fully differential input pair when used with
AIN2 or as a pseudo differential input when used with AINCOM.
12
AIN2
Analog Input. This pin can be configured as the negative input of a fully differential input pair when used
with AIN1 or as a pseudo differential input when used with AINCOM.
13
AIN3
Analog Input. This pin can be configured as the positive input of a fully differential input pair when used with
AIN4 or as a pseudo differential input when used with AINCOM.
相关PDF资料 |
PDF描述 |
|---|---|
| TRK-MPC5634M | TRAK 5634M 144PN R2.1 |
| REF191GSZ | IC VREF SERIES PREC 2.048V 8SOIC |
| DEMO56F8014-EE | BOARD DEMO FOR 56F8014 |
| 0210490222 | CABLE JUMPER 1.25MM .152M 16POS |
| EVAL-AD7795EBZ | BOARD EVAL FOR AD7795 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7194EBZ | 功能描述:EVAL BOARD FOR AD7194 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7195EBZ | 功能描述:BOARD EVAL FOR AD7195 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EVAL-AD7262EDZ | 功能描述:BOARD EVAL CONTROL AD7262 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7264EDZ | 功能描述:BOARD EVALUATION FOR AD7264 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7265CB | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
发布紧急采购，3分钟左右您将得到回复。