参数资料
型号: EVAL-AD7193EBZ
厂商: Analog Devices Inc
文件页数: 42/57页
文件大小: 0K
描述: EVAL BOARD FOR AD7193
设计资源: EVAL-AD7193 Schematic
AD7193 Gerber Files
标准包装: 1
ADC 的数量: 1
位数: 24
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
工作温度: -40°C ~ 105°C
已用 IC / 零件: AD7193
已供物品: 板,线缆
AD7193
Data Sheet
Rev. D | Page 46 of 56
When a channel change occurs, the modulator and filter reset.
The complete settling time is required to generate the first
conversion after the channel change. Subsequent conversions on
this channel occur at 1/fADC.
CHANNEL
CONVERSIONS
CHANNEL A
CH A
CH B
CHANNEL B
1/
fADC
CH B
0
83
67
-0
41
Figure 45. Channel Change (Sinc4 Chop Enabled)
When conversions are performed on a single channel and a
step change occurs, the ADC does not detect the change in
analog input; therefore, it continues to output conversions
at the programmed output data rate. However, it is at least two
conversions later before the output data accurately reflects
the analog input. If the step change occurs while the ADC is
processing a conversion, the ADC takes three conversions after
the step change to generate a fully settled result.
1/
fADC
ANALOG
INPUT
ADC
OUTPUT
FULLY
SETTLED
0
836
7-
0
42
Figure 46. Asynchronous Step Change in Analog Input (Sinc4 Chop Enabled)
The cutoff frequency f3dB is equal to
f3dB = 0.24 × fADC
50 Hz/60 Hz Rejection (Sinc4 Chop Enabled)
When FS[9:0] is set to 96 and chopping is enabled, the output
data rate is equal to 12.5 Hz for a 4.92 MHz master clock. The
filter response shown in Figure 47 is obtained. The chopping
introduces notches at odd integer multiples of fADC/2. The notches
due to the sinc filter in addition to the notches introduced by
the chopping mean that simultaneous 50 Hz and 60 Hz rejection
is achieved for an output data rate of 12.5 Hz. The rejection at
50 Hz/60 Hz ± 1 Hz is typically 63 dB, assuming a stable
master clock.
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
25
50
75
100
125
150
FREQUENCY (Hz)
F
IL
T
E
R
GA
IN
(
d
B
)
0
83
67
-04
3
Figure 47. Sinc4 Filter Response (FS[9:0] = 96, Chop Enabled)
The 50 Hz/60 Hz rejection can be improved by setting the
REJ60 bit in the mode register to 1. With FS[9:0] set to 96
and REJ60 set to 1, the filter response shown in Figure 48
is achieved. The output data rate is unchanged but the 50 Hz/
60 Hz (±1 Hz) rejection is increased to 83 dB typically.
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
255075
100
125
150
FREQUENCY (Hz)
F
IL
T
E
R
GA
IN
(d
B
)
08
36
7-
0
44
Figure 48. Sinc4 Filter Response (FS[9:0] = 96, Chop Enabled, REJ60 = 1)
相关PDF资料
PDF描述
TRK-MPC5634M TRAK 5634M 144PN R2.1
REF191GSZ IC VREF SERIES PREC 2.048V 8SOIC
DEMO56F8014-EE BOARD DEMO FOR 56F8014
0210490222 CABLE JUMPER 1.25MM .152M 16POS
EVAL-AD7795EBZ BOARD EVAL FOR AD7795
相关代理商/技术参数
参数描述
EVAL-AD7194EBZ 功能描述:EVAL BOARD FOR AD7194 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7195EBZ 功能描述:BOARD EVAL FOR AD7195 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
EVAL-AD7262EDZ 功能描述:BOARD EVAL CONTROL AD7262 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7264EDZ 功能描述:BOARD EVALUATION FOR AD7264 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7265CB 制造商:AD 制造商全称:Analog Devices 功能描述:Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC