- 您现在的位置：买卖IC网 > PDF目录17048 > EVAL-AD7328SDZ (Analog Devices Inc)BOARD EVAL FOR AD7328 PDF资料下载
参数资料
| 型号： | EVAL-AD7328SDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/37页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD7328 |
| 标准包装： | 1 |
| 系列： | iCMOS® |
| ADC 的数量： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 1M |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 输入范围： | ±10 V |
| 在以下条件下的电源（标准）： | 31mW @ 1MSPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7328 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
AD7328
Data Sheet
Rev. C | Page 18 of 36
TYPICAL CONNECTION DIAGRAM
Figure 32 shows a typical connection diagram for the AD7328.
In this configuration, the AGND pin is connected to the analog
ground plane of the system, and the DGND pin is connected to
the digital ground plane of the system. The analog inputs on the
AD7328 can be configured to operate in single-ended, true dif-
ferential, or pseudo differential mode. The AD7328 can operate
with either an internal or external reference. In Figure 32, the
AD7328 is configured to operate with the internal 2.5 V reference.
A 680 nF decoupling capacitor is required when operating with
the internal reference.
The VCC pin can be connected to either a 3 V or 5 V supply voltage.
VDD and VSS are the dual supplies for the high voltage analog
input structures. The voltage on these pins must be equal to or
greater than the highest analog input range selected on the analog
is connected to the supply voltage of the microprocessor. The
voltage applied to the VDRIVE input controls the voltage of the
serial interface. VDRIVE can be set to 3 V or 5 V.
AD7328
VCC
VDD1
SERIAL
INTERFACE
C/P
VIN0
VIN1
VIN2
VIN3
VIN4
VIN5
VIN6
VIN7
REFIN/OUT
CS
DOUT
VDRIVE
SCLK
DIN
DGND
10F
0.1F
+
10F
0.1F
+
10F
0.1F
+
ANALOG INPUTS:
±10V, ±5V, ±2.5V,
0V TO +10V
+15V
–15V
680nF
VSS1
VCC +2.7V TO +5.25V
1MINIMUM VDD AND VSS SUPPLY VOLTAGES
DEPEND ON THE HIGHEST ANALOG INPUT
RANGE SELECTED.
AGND
0
48
52-
0
25
10F
0.1F
+
+3V SUPPLY
Figure 32. Typical Connection Diagram
ANALOG INPUT
Single-Ended Inputs
The AD7328 has a total of eight analog inputs when operating
in single-ended mode. Each analog input can be independently
programmed to one of the four analog input ranges. In applications
where the signal source is high impedance, it is recommended
to buffer the signal before applying it to the ADC analog inputs.
Figure 33 shows the configuration of the AD7328 in single-
ended mode.
AD73281
VIN+
V+
V–
VDD
VSS
VCC
5V
AGND
1ADDITIONAL PINS OMITTED FOR CLARITY.
0
4852-
026
Figure 33. Single-Ended Mode Typical Connection Diagram
True Differential Mode
The AD7328 can have four true differential analog input pairs.
Differential signals have some benefits over single-ended
signals, including better noise immunity based on the device’s
common-mode rejection and improvements in distortion
performance. Figure 34 defines the configuration of the true
differential analog inputs of the AD7328.
AD73281
VIN+
VIN–
1ADDITIONAL PINS OMITTED FOR CLARITY.
04852-
027
Figure 34. True Differential Inputs
The amplitude of the differential signal is the difference
between the signals applied to the VIN+ and VIN pins in
each differential pair (VIN+ VIN). VIN+ and VIN should
be simultaneously driven by two signals of equal amplitude,
dependent on the input range selected, that are 180° out of
phase. Assuming the ±4 × VREF mode, the amplitude of
the differential signal is 20 V to +20 V p-p (2 × 4 × VREF),
regardless of the common mode.
The common mode is the average of the two signals
(VIN+ + VIN)/2
and is therefore the voltage on which the two input signals are
centered.
This voltage is set up externally, and its range varies with reference
voltage. As the reference voltage increases, the common-mode
range decreases. When the differential inputs are driven with an
amplifier, the actual common-mode range is determined by the
amplifier’s output swing. If the differential inputs are not driven
from an amplifier, the common-mode range is determined by
the supply voltage on the VDD supply pin and the VSS supply pin.
When a conversion takes place, the common mode is rejected,
resulting in a noise-free signal of amplitude 2 × (4 × VREF) to
+2 × (4 × VREF), corresponding to Digital Codes 4096 to +4095.
相关PDF资料 |
PDF描述 |
|---|---|
| ESC06DRTH-S734 | CONN EDGECARD 12POS DIP .100 SLD |
| ECC31DCAI | CONN EDGECARD 62POS R/A .100 SLD |
| EVAL-AD7276SDZ | BOARD EVAL FOR AD7276 |
| ABC05DRYS | CONN EDGECARD 10POS .100 DIP SLD |
| ESC06DREI-S734 | CONN EDGECARD 12POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7329CB | 制造商:Analog Devices 功能描述: |
| EVAL-AD7329CBZ | 功能描述:BOARD EVALUATION FOR AD7329CBZ RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:iCMOS® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD73311EB | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| EVAL-AD73311EZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| EVAL-AD73311LEB | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
发布紧急采购，3分钟左右您将得到回复。