参数资料
型号: EVAL-AD7450CBZ
厂商: Analog Devices Inc
文件页数: 11/22页
文件大小: 0K
描述: BOARD EVALUATION FOR AD7450
标准包装: 1
ADC 的数量: 1
位数: 12
采样率(每秒): 1M
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
输入范围: ±VREF/2
在以下条件下的电源(标准): 9mW @ 1MSPS
工作温度: -40°C ~ 85°C
已用 IC / 零件: AD7450
已供物品: 板,CD
相关产品: AD7450BRZ-ND - IC ADC 12BIT DIFF IN 1MSPS 8SOIC
AD7450BRMZ-ND - IC ADC 12BIT DIFF IN 1MSPS 8MSOP
AD7450ARMZ-ND - IC ADC 12BIT DIFF IN 1MSPS 8MSOP
AD7450ABRMZ-ND - IC ADC 12BIT DIFF IN 1MSPS 8MSOP
AD7450ARZ-REEL7-ND - IC ADC 12BIT DIFF IN 1MSPS 8SOIC
AD7450ARMZ-REEL7-ND - IC ADC 12BIT DIFF IN 1MSPS 8MSOP
AD7450ABRTZ-REEL7TR-ND - IC ADC 12BIT DIFF 1MSPS SOT23-8
AD7450ARZ-REEL-ND - IC ADC 12BIT DIFF IN 1MSPS 8SOIC
AD7450ARZ-ND - IC ADC 12BIT DIFF-IN 1MSPS 8SOIC
AD7450ABRT-R2CT-ND - IC ADC 12BIT W/DIFF INP SOT-23-8
更多...
AD7450
–19–
AD7450 to TMS320C5x/C54x
The serial interface on the TMS320C5x/C54x uses a continuous
serial clock and frame synchronization signals to synchronize the
data transfer operations with peripheral devices, such as the
AD7450. The
CS input allows easy interfacing between the
TMS320C5x/C54x and the AD7450 with no glue logic required.
The serial port of the TMS320C5x/C54x is set up to operate in
burst mode with internal CLKX (Tx serial clock) and FSX (Tx
frame sync). The serial port control register (SPC) must have
the following setup: FO = 0, FSM = 1, MCM = 1, and
TXM = 1. The format bit, FO, may be set to 1 to set the word
length to 8 bits in order to implement the power-down mode on
the AD7450. The connection diagram is shown in Figure 26. For
signal processing applications, it is imperative that the frame
synchronization signal from the TMS320C5x/C54x provide equi-
distant sampling.
FSR
CS
FSX
SCLK
CLKR
CLKX
*ADDITIONAL PINS OMITTED FOR CLARITY
AD7450*
TMS320C5x/C54x
*
SDATA
DR
Figure 26. Interfacing to the TMS320C5x/C54x
AD7450 to MC68HC16
The serial peripheral interface (SPI) on the MC68HC16 is configured
for master mode (MSTR) = 1, clock polarity bit (CPOL) = 1,
and clock phase bit (CPHA) = 0. The SPI is configured by
writing to the SPI control register (SPCR)—see the 68HC16 user
manual. The serial transfer will take place as a 16-bit operation
when the SIZE bit in the SPCR register is set to SIZE = 1.
To implement the power-down modes with an 8-bit transfer set
SIZE = 0. A connection diagram is shown in Figure 27.
CS
SS/PMC3
SCLK
SCLK/PMC2
*ADDITIONAL PINS OMITTED FOR CLARITY
AD7450*
MC68HC16
*
SDATA
MISO/PMC0
Figure 27. Interfacing to the MC68HC16
AD7450 to DSP56xxx
The connection diagram in Figure 28 shows how the AD7450 can
be connected to the SSI (synchronous serial interface) of the
DSP56xxx family of DSPs from Motorola. The SSI is operated
in synchronous mode (SYN bit in CRB = 1) with internally
generated 1-bit clock period frame sync for both Tx and Rx
(Bits FSL1 = 1 and FSL0 = 0 in CRB). Set the word length to
16 by setting Bits WL1 = 1 and WL0 = 0 in CRA. To imple-
ment the power-down mode on the AD7450, the word length
can be changed to 8 bits by setting its WL1 = 0 and WL0 = 0 in
CRA. It should be noted that for signal processing applica-
tions, it is imperative that the frame synchronization signal
from the DSP56xxx will provide equidistant sampling.
CS
SR2
SCLK
*ADDITIONAL PINS OMITTED FOR CLARITY
AD7450*
DSP56xxx
*
SDATA
SRD
Figure 28. Interfacing to the DSP56xxx
APPLICATION HINTS
Grounding and Layout
The printed circuit board that houses the AD7450 should be
designed so that the analog and digital sections are separated
and confined to certain areas of the board. This facilitates the
use of ground planes that can be easily separated. A minimum
etch technique is generally best for ground planes since it gives
the best shielding. Digital and analog ground planes should be
joined in only one place, and the connection should be a star
ground point established as close to the GND pin on the AD7450
as possible. Avoid running digital lines under the device, as this
will couple noise onto the die. The analog ground plane should
be allowed to run under the AD7450 to avoid noise coupling.
The power supply lines to the AD7450 should use as large a trace
as possible to provide low impedance paths and reduce the effects
of glitches on the power supply line.
Fast switching signals, such as clocks, should be shielded with
digital ground to avoid radiating noise to other sections of the
board, and clock signals should never run near the analog
inputs. Avoid crossover of digital and analog signals. Traces on
opposite sides of the board should run at right angles to each
other. This reduces the effects of feedthrough through the
board. A microstrip technique is by far the best but is not
always possible with a double-sided board.
In this technique, the component side of the board is dedicated
to ground planes, while signals are placed on the solder side.
Good decoupling is also important. All analog supplies should
be decoupled with 10
F tantalum capacitors in parallel with
0.1
F capacitors to GND. To achieve the best from these
decoupling components, they must be placed as close as possible
to the device.
Rev. A
相关PDF资料
PDF描述
VI-B2R-EY CONVERTER MOD DC/DC 7.5V 50W
VI-B1B-EY CONVERTER MOD DC/DC 95V 50W
0210490922 CABLE JUMPER 1.25MM .051M 23POS
ECA14DCBT CONN EDGECARD 28POS R/A .125 SLD
VE-B1H-EY CONVERTER MOD DC/DC 52V 50W
相关代理商/技术参数
参数描述
EVAL-AD7451CB 制造商:Analog Devices 功能描述:DEV TOOLS, PSEUDO DIFFERENTIAL INPUT MSPS 2BIT ADCS - Bulk
EVAL-AD7451CBZ 功能描述:BOARD EVAL FOR AD7451 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7451CBZ3 制造商:AD 制造商全称:Analog Devices 功能描述:Pseudo Differential Input, 1 MSPS, 10-/12-Bit ADCs in an 8-Lead SOT-23
EVAL-AD7452CB 制造商:Analog Devices 功能描述:DEV TOOLS, DIFFERENTIAL INPUT, 555KSPS, 12BIT ADC IN AN 8-LE - Bulk
EVAL-AD7452CB3 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, 555 kSPS 12-Bit ADC in an 8-Lead SOT-23