参数资料
型号: EVAL-AD7476ACBZ
厂商: Analog Devices Inc
文件页数: 15/29页
文件大小: 0K
描述: BOARD EVALUATION FOR AD7476A
标准包装: 1
ADC 的数量: 1
位数: 12
采样率(每秒): 1M
数据接口: 串行
输入范围: 0 ~ 5.25 V
在以下条件下的电源(标准): 17.5mW @ 1MSPS,5 V
工作温度: -40°C ~ 85°C
已用 IC / 零件: AD7476A
已供物品: 板,CD
相关产品: AD7476ARTZ-500RL7DKR-ND - IC ADC 12BIT 1MSPS SOT-23-6
AD7476ABKSZREELDKR-ND - IC ADC 12BIT 1MSPS SC70-6
AD7476BRTZ-R2TR-ND - IC ADC 12BIT 1MSPS SOT23-6
AD7476ARTZ-REEL7-ND - IC ADC 12BIT 1MSPS LP SOT23-6
AD7476ABKSZ-500RL7-ND - IC ADC 12BIT 1MSPS LP SC70-6
AD7476AAKSZ-REEL7-ND - IC ADC 12BIT 1MSPS LP SC70-6
AD7476AAKSZ-500RL7TR-ND - IC ADC 12BIT 1MSPS LP SC70-6
AD7476AYRMZ-REEL7-ND - IC ADC 12BIT 1MSPS LP 8MSOP
AD7476AAKSZ-REEL-ND - IC ADC 12BIT 1MSPS LP SC70-6
AD7476ARTZ-500RL7CT-ND - IC ADC 12BIT 1MSPS SOT-23-6
更多...
AD7476A/AD7477A/AD7478A
Rev. F | Page 21 of 28
SERIAL INTERFACE
Figure 24, Figure 25, and Figure 26 show the detailed timing
diagrams for serial interfacing to the AD7476A, AD7477A, and
AD7478A, respectively. The serial clock provides the conversion
clock and also controls the transfer of information from the
AD7476A/AD7477A/AD7478A during conversion.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track-and-hold into hold mode
and takes the bus out of three-state; the analog input is sampled
at this point. Also, the conversion is initiated at this point.
For the AD7476A, the conversion requires 16 SCLK cycles to
complete. Once 13 SCLK falling edges have elapsed, the track-
and-hold goes back into track on the next SCLK rising edge, as
shown in Figure 24 at Point B. On the 16th SCLK falling edge,
the SDATA line goes back into three-state. If the rising edge of
CS occurs before 16 SCLKs have elapsed, the conversion is
terminated and the SDATA line goes back into three-state;
otherwise, SDATA returns to three-state on the 16th SCLK
falling edge, as shown in Figure 24. Sixteen serial clock cycles
are required to perform the conversion process and to access
data from the AD7476A.
For the AD7477A, the conversion requires 14 SCLK cycles to
complete. Once 13 SCLK falling edges have elapsed, the track-
and-hold goes back into track on the next rising edge as shown
at Point B in Figure 25. If the rising edge of CS occurs before
14 SCLKs have elapsed, the conversion is terminated and the
SDATA line goes back into three-state. If 16 SCLKs are
considered in the cycle, SDATA returns to three-state on the
16th SCLK falling edge, as shown in Figure 25.
For the AD7478A, the conversion requires 12 SCLK cycles to
complete. The track-and-hold goes back into track on the rising
edge after the 11th falling edge, as shown in Figure 26 at Point B. If
the rising edge of CS occurs before 12 SCLKs have elapsed, the
conversion is terminated and the SDATA line goes back into three-
state. If 16 SCLKs are considered in the cycle, SDATA returns to
three-state on the 16th SCLK falling edge, as shown in Figure 26.
CS
SCLK
SDATA
t2
t6
t3
t4
t7
t5
t8
tCONVERT
tQUIET
ZERO
DB11
DB10
DB2
DB1
DB0
B
THREE-STATE
THREE-
STATE
Z
4 LEADING ZEROS
1
3
13
14
15
16
t1
1/THROUGHPUT
24
5
02930-024
Figure 24. AD7476A Serial Interface Timing Diagram
SCLK
1
5
13
15
THREE-STATE
t4
2
16
t5
t3
t2
DB9
DB8
DB0
ZERO
t6
t7
t8
14
4 LEADING ZEROS
ZERO
Z
t1
1/ THROUGHPUT
ZERO
2 TRAILING ZEROS
SDATA
tCONVERT
tQUIET
B
THREE-STATE
CS
4
02930-
025
3
Figure 25. AD7477A Serial Interface Timing Diagram
CS
SCLK
1
13
15
SDATA
4 LEADING ZEROS
THREE-STATE
t4
2
3
16
t5
t3
t2
THREE-STATE
DB7
t6
t7
t8
14
ZERO
Z
t1
1/ THROUGHPUT
ZERO
11
12
4 TRAILING ZEROS
tCONVERT
tQUIET
B
4
029
30
-02
6
Figure 26. AD7478A Serial Interface Timing Diagram
相关PDF资料
PDF描述
0210490923 CABLE JUMPER 1.25MM .051M 23POS
EVAL-AD7450CBZ BOARD EVALUATION FOR AD7450
VI-B2R-EY CONVERTER MOD DC/DC 7.5V 50W
VI-B1B-EY CONVERTER MOD DC/DC 95V 50W
0210490922 CABLE JUMPER 1.25MM .051M 23POS
相关代理商/技术参数
参数描述
EVAL-AD7476CB 制造商:Analog Devices 功能描述:Evaluation Board For AD7476 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7476CBZ 功能描述:BOARD EVAL FOR AD7476 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7477ACB 制造商:Analog Devices 功能描述:EVAL BD FOR AD7477A 12-/10-/8BIT ADCS IN 6-LEAD SC70 - Bulk
EVAL-AD7477ACB4 制造商:AD 制造商全称:Analog Devices 功能描述:2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
EVAL-AD7477CB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk