- 您现在的位置：买卖IC网 > PDF目录17043 > EVAL-AD7665EDZ (Analog Devices Inc)BOARD EVAL FOR AD76XXEDZ PDF资料下载
参数资料
| 型号： | EVAL-AD7665EDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/23页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD76XXEDZ |
| 标准包装： | 1 |
| 系列： | * |
REV.
AD7665
–4–
TIMING SPECIFICATIONS (continued)
Parameter
Symbol
Min
Typ
Max
Unit
Refer to Figures 17 and 18 (Master Serial Interface Modes)
2
CS LOW to SYNC Valid Delay
t14
10
ns
CS LOW to Internal SCLK Valid Delay
t15
10
ns
CS LOW to SDOUT Delay
t16
10
ns
CNVST LOW to SYNC Delay (Read during Convert)
t17
25/275/525
ns
(Warp Mode/Normal Mode/Impulse Mode)
SYNC Asserted to SCLK First Edge Delay
3
t18
4ns
Internal SCLK Period
3
t19
25
40
ns
Internal SCLK HIGH
3
t20
15
ns
Internal SCLK LOW
3
t21
9.5
ns
SDOUT Valid Setup Time
3
t22
4.5
ns
SDOUT Valid Hold Time
3
t23
2ns
SCLK Last Edge to SYNC Delay
3
t24
3
CS HIGH to SYNC HI-Z
t25
10
ns
CS HIGH to Internal SCLK HI-Z
t26
10
ns
CS HIGH to SDOUT HI-Z
t27
10
ns
BUSY HIGH in Master Serial Read after Convert
3
t28
See Table II
s
CNVST LOW to SYNC Asserted Delay
t29
0.75/1/1.25
s
(Warp Mode/Normal Mode/Impulse Mode)
Master Serial Read after Convert
SYNC Deasserted to BUSY LOW Delay
t30
25
ns
Refer to Figures 19 and 21 (Slave Serial Interface Modes)
External SCLK Setup Time
t31
5ns
External SCLK Active Edge to SDOUT Delay
t32
316
ns
SDIN Setup Time
t33
5ns
SDIN Hold Time
t34
5ns
External SCLK Period
t35
25
ns
External SCLK HIGH
t36
10
ns
External SCLK LOW
t37
10
ns
NOTES
1In Warp Mode only, the maximum time between conversions is 1 ms, otherwise, there is no required maximum time.
2In Serial Interface Modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C
L of 10 pF; otherwise, the load is 60 pF maximum.
3In Serial Master Read During Convert Mode. See Table II for Master Read after Convert Mode.
Specifications subject to change without notice.
Table II. Serial Clock Timings in Master Read after Convert
DIVSCLK[1]
0011
DIVSCLK[0]
0101
Unit
SYNC to SCLK First Edge Delay Minimum
t18
420
2020
ns
Internal SCLK Period Minimum
t19
25
50
100
200
ns
Internal SCLK Period Maximum
t19
40
70
140
280
ns
Internal SCLK HIGH Minimum
t20
15
25
50
100
ns
Internal SCLK LOW Minimum
t21
9.5
24
49
99
ns
SDOUT Valid Setup Time Minimum
t22
4.5
22
ns
SDOUT Valid Hold Time Minimum
t23
2430
90
ns
SCLK Last Edge to SYNC Delay Minimum
t24
360
140
300
ns
BUSY HIGH Width Maximum (Warp)
t28
1.5
2
3
5.25
s
BUSY HIGH Width Maximum (Normal)
t28
1.75
2.25
3.25
5.5
s
BUSY HIGH Width Maximum (Impulse)
t28
2
2.5
3.5
5.75
s
C
相关PDF资料 |
PDF描述 |
|---|---|
| STD12W-M | WIRE & CABLE MARKERS |
| VE-21V-EY | CONVERTER MOD DC/DC 5.8V 50W |
| VI-21X-EY | CONVERTER MOD DC/DC 5.2V 50W |
| REC5-0505SRW/H6/C | CONV DC/DC 5W 4.5-9VIN 05VOUT |
| STD12W-Q | WIRE & CABLE MARKERS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7666CBZ | 功能描述:BOARD EVALUATION FOR AD7666 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:PulSAR® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7667CB | 制造商:Analog Devices 功能描述: |
| EVAL-AD7667CBZ | 功能描述:BOARD EVALUATION FOR AD7667 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:PulSAR® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7668CB | 制造商:AD 制造商全称:Analog Devices 功能描述:Evaluation Board AD766X/AD767X |
| EVAL-AD766XCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Evaluation Board AD766X/AD767X |
发布紧急采购，3分钟左右您将得到回复。